Difference between revisions of "Instruction Set/externalizef"

From Mill Computing Wiki
Jump to: navigation, search
(Created page with "{{DISPLAYTITLE:externalizef}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing  flow stream Decode|fl...")
 
m (Protected "Instruction Set/externalizef": generated ([Edit=<protect-level-bot>] (indefinite) [Move=<protect-level-bot>] (indefinite)))
 
(One intermediate revision by the same user not shown)
Line 14:Line 14:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
| [[Cores/Silver/Encoding#282|Silver]] || F0 F1 F2 F3 || 1
+
| [[Cores/Silver/Encoding#externalizef|Silver]] || F0 F1 F2 F3 || 1
 
|-
 
|-
| [[Cores/Gold/Encoding#282|Gold]] || F0 F1 F2 F3 F4 F5 F6 F7 || 1
+
| [[Cores/Gold/Encoding#externalizef|Gold]] || F0 F1 F2 F3 F4 F5 F6 F7 || 1
 
|}
 
|}
 +
 +
 +
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]

Latest revision as of 01:36, 3 January 2015

realizing  flow stream  flow block  compute phase   operation   in the binary floating point value domain  

native on: Silver Gold

convert a floating-point number from internal to memory format


externalizef(f x) → f r0

operands: like Addf [ff:f]


Core In Slots Latencies
Silver F0 F1 F2 F3 1
Gold F0 F1 F2 F3 F4 F5 F6 F7 1


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable