Difference between revisions of "Instruction Set/cachex"

From Mill Computing Wiki
Jump to: navigation, search
(Created page with "{{DISPLAYTITLE:cachex}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing  flow stream Decode|flow blo...")
 
Line 14:Line 14:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
−
| [[Cores/Tin/Encoding#235|Tin]] || F0 || 1
+
| [[Cores/Tin/Encoding#cachex|Tin]] || F0 || 1
 
|-
 
|-
−
| [[Cores/Copper/Encoding#235|Copper]] || F0 || 1
+
| [[Cores/Copper/Encoding#cachex|Copper]] || F0 || 1
 
|-
 
|-
−
| [[Cores/Silver/Encoding#235|Silver]] || F0 || 1
+
| [[Cores/Silver/Encoding#cachex|Silver]] || F0 || 1
 
|-
 
|-
−
| [[Cores/Gold/Encoding#235|Gold]] || F0 || 1
+
| [[Cores/Gold/Encoding#cachex|Gold]] || F0 || 1
 
|-
 
|-
−
| [[Cores/Decimal8/Encoding#235|Decimal8]] || F0 || 1
+
| [[Cores/Decimal8/Encoding#cachex|Decimal8]] || F0 || 1
 
|-
 
|-
−
| [[Cores/Decimal16/Encoding#235|Decimal16]] || F0 || 1
+
| [[Cores/Decimal16/Encoding#cachex|Decimal16]] || F0 || 1
 
|}
 
|}
  
Line 36:Line 36:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
−
| [[Cores/Tin/Encoding#236|Tin]] || F0 || 1
+
| [[Cores/Tin/Encoding#cachex|Tin]] || F0 || 1
 
|-
 
|-
−
| [[Cores/Copper/Encoding#236|Copper]] || F0 || 1
+
| [[Cores/Copper/Encoding#cachex|Copper]] || F0 || 1
 
|-
 
|-
−
| [[Cores/Silver/Encoding#236|Silver]] || F0 || 1
+
| [[Cores/Silver/Encoding#cachex|Silver]] || F0 || 1
 
|-
 
|-
−
| [[Cores/Gold/Encoding#236|Gold]] || F0 || 1
+
| [[Cores/Gold/Encoding#cachex|Gold]] || F0 || 1
 
|-
 
|-
−
| [[Cores/Decimal8/Encoding#236|Decimal8]] || F0 || 1
+
| [[Cores/Decimal8/Encoding#cachex|Decimal8]] || F0 || 1
 
|-
 
|-
−
| [[Cores/Decimal16/Encoding#236|Decimal16]] || F0 || 1
+
| [[Cores/Decimal16/Encoding#cachex|Decimal16]] || F0 || 1
 
|}
 
|}
 +
 +
 +
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]

Revision as of 02:37, 16 December 2014

realizing  flow stream  flow block  compute phase   operation  

native on: all

cache control operation

cachex(p line)

operands: like Inv :


Core In Slots Latencies
Tin F0 1
Copper F0 1
Silver F0 1
Gold F0 1
Decimal8 F0 1
Decimal16 F0 1

cachex(p lower, p upper)

operands: like Inv :


Core In Slots Latencies
Tin F0 1
Copper F0 1
Silver F0 1
Gold F0 1
Decimal8 F0 1
Decimal16 F0 1


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable

Retrieved from "http://millcomputing.com/w/index.php?title=Instruction_Set/cachex&oldid=1743"