adddfz

realizing  exu stream  exu block  compute phase   operation   in the decimal floating point value domain   that produces condition codes

native on: Decimal8 Decimal16

addition

---

adddfz(d x, d y) → d r0

operands: like Addd [dd:d]

Core	In Slots	Latencies
Decimal8	E0 E1	d,d:d=4 dv,dv:dv=4 q,q:q=5 qv,qv:qv=5
Decimal16	E0 E1	d,d:d=4 dv,dv:dv=4 q,q:q=5 qv,qv:qv=5