divRemu

From Mill Computing Wiki
Revision as of 14:04, 23 February 2021 by Generator (Talk | contribs)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search
speculable  exu stream  exu block  compute phase   operation   in the unsigned integer value domain   that produces condition codes

native on: Silver

Unsigned integer division for quotient and remainder.

related operations: divu, remu, rdivu, rootu, rrootu

divRemu(u x, u y) → u r0, u r1

operands: like DivRem [xx:xx]


Core In Slots Latencies
Silver E0

divRemu(u x, imm y) → u r0, u r1

operands: like DivRem [xx:xx]


Core In Slots Latencies
Silver E0


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable

Retrieved from "http://millcomputing.com/w/index.php?title=Instruction_Set/divRemu&oldid=4913"