shiftluw
From Mill Computing Wiki
realizing exu stream exu block compute phase operation in the unsigned integer value domain using widening overflow behavior that produces condition codes
native on: all
bitwise shift
shiftluw(u x, bit bits) → u r0
operands: like Widen xx:2x
| Core | In Slots | Latencies |
|---|---|---|
| Tin | E0 | 1 |
| Copper | E0 | 1 |
| Silver | E0 E1 | 1 |
| Gold | E0 E1 | 1 |
| Decimal8 | E0 E1 | 1 |
| Decimal16 | E0 E1 | 1 |
operands: like Widen xx:2x
| Core | In Slots | Latencies |
|---|---|---|
| Tin | E0 | 1 |
| Copper | E0 | 1 |
| Silver | E0 E1 | 1 |
| Gold | E0 E1 | 1 |
| Decimal8 | E0 E1 | 1 |
| Decimal16 | E0 E1 | 1 |
