f2sfxz
From Mill Computing Wiki
realizing exu stream exu block compute phase operation in the binary floating point value domain using excepting overflow behavior that produces condition codes
convert float to signed integer
operands: like Addf [ff:f]
Core | In Slots | Latencies |
---|---|---|
Silver | E0 E1 | w:w=3 wv:wv=3 d:d=4 dv:dv=4 q:q=5 qv:qv=5 |
Gold | E0 E1 E2 E3 | w:w=3 wv:wv=3 d:d=4 dv:dv=4 q:q=5 qv:qv=5 |