wr

From Mill Computing Wiki
Revision as of 06:59, 2 October 2014 by Shookie (Talk | contribs)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search
realizing  exu stream  writer block  writer phase   operation   in the logical value domain  

native on: all

hardware writer

wr(scratch dst, op v)

operands: like NoResult [xx]:


Core In Slots Latencies
Tin W0 W1 3
Copper W0 W1 3
Silver W0 W1 W2 W3 W4 3
Gold W0 W1 W2 W3 W4 3
Decimal8 W0 W1 W2 W3 W4 3
Decimal16 W0 W1 W2 W3 W4 3

wr(reg dst, op v)

operands: like NoResult [xx]:


Core In Slots Latencies
Tin W0 W1 3
Copper W0 W1 3
Silver W0 W1 W2 W3 W4 3
Gold W0 W1 W2 W3 W4 3
Decimal8 W0 W1 W2 W3 W4 3
Decimal16 W0 W1 W2 W3 W4 3

wr(stream dst, op v)

operands: like NoResult [xx]:


Core In Slots Latencies
Tin W0 W1 3
Copper W0 W1 3
Silver W0 W1 W2 W3 W4 3
Gold W0 W1 W2 W3 W4 3
Decimal8 W0 W1 W2 W3 W4 3
Decimal16 W0 W1 W2 W3 W4 3
Retrieved from "http://millcomputing.com/w/index.php?title=Instruction_Set/wr&oldid=1010"