f2sdxn

realizing  exu stream  exu block  compute phase   operation   in the decimal floating point value domain   using excepting overflow behavior   that produces condition codes and rounds toward negative infinity

native on: Decimal8 Decimal16

Inexactly convert a decimal floating point value to a signed integer, rounding toward nearest and producing NaRs on overflow.

---

f2sdxn(d x) → d r0

operands: like Addd [dd:d]

Core	In Slots	Latencies
Decimal8	E0 E1	d:d=4 dv:dv=4 q:q=5 qv:qv=5
Decimal16	E0 E1	d:d=4 dv:dv=4 q:q=5 qv:qv=5

Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable