narrowdfz

From Mill Computing Wiki
Revision as of 06:59, 2 October 2014 by Shookie (Talk | contribs)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search
realizing  exu stream  exu block  compute phase   operation   in the decimal floating point value domain  

native on: Decimal8 Decimal16

narrow scalar to half width

narrowdfz(d v) → d r0

operands: like Narrowd [dd:½d]


Core In Slots Latencies
Decimal8 E0 E1 d:w=4 q:d=5
Decimal16 E0 E1 d:w=4 q:d=5

narrowdfz(d v1, d v2) → d r0

operands: like Narrowvd [DD:½D]


Core In Slots Latencies
Decimal8 E0 E1 dv,dv:wv=4 qv,qv:dv=5
Decimal16 E0 E1 dv,dv:wv=4 qv,qv:dv=5
Retrieved from "http://millcomputing.com/w/index.php?title=Instruction_Set/narrowdfz&oldid=867"