divfz

From Mill Computing Wiki

Revision as of 10:17, 12 November 2014 by Generator (Talk | contribs)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)

Jump to: navigation, search

realizing exu stream exu block compute phase operation in the binary floating point value domain that produces condition codes

native on: none

Floating point division in current rounding towards zero.

divfz(f x, f y) → f r₀

operands: like Addf [ff:f]

Retrieved from "http://millcomputing.com/w/index.php?title=Instruction_Set/divfz&oldid=1184"