divfn

From Mill Computing Wiki
Revision as of 06:57, 2 October 2014 by Shookie (Talk | contribs)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search
realizing  exu stream  exu block  compute phase   operation   in the binary floating point value domain   that produces condition codes

native on: none

divide for quotient

divfn(f x, f y) → f r0

operands: like Addf [ff:f]


Retrieved from "http://millcomputing.com/w/index.php?title=Instruction_Set/divfn&oldid=649"