muldn

From Mill Computing Wiki
Revision as of 06:56, 2 October 2014 by Shookie (Talk | contribs)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search
realizing  exu stream  exu block  compute phase   operation   in the decimal floating point value domain   that produces condition codes

native on: Decimal8 Decimal16

multiplication

muldn(d x, d y) → d r0

operands: like Addd [dd:d]


Core In Slots Latencies
Decimal8 E0 E1 d,d:d=5 dv,dv:dv=5 q,q:q=6 qv,qv:qv=6
Decimal16 E0 E1 d,d:d=5 dv,dv:dv=5 q,q:q=6 qv,qv:qv=6
Retrieved from "http://millcomputing.com/w/index.php?title=Instruction_Set/muldn&oldid=501"