storetrs

From Mill Computing Wiki
Revision as of 14:12, 23 February 2021 by Generator (Talk | contribs)

(diff) ← Older revision | Latest revision (diff) | Newer revision → (diff)
Jump to: navigation, search
realizing  flow stream  flow block  writer phase   operation   in the logical value domain  

native on: all

store to memory


storetrs(op base0, base op0, off op1, op off0)

operands: like Store px:


Core In Slots Latencies
Tin F0 1
Copper F0 1
Silver F0 F1 F2 1
Gold F0 1

storetrs(op base0, base op0, off op1, op op2, pred off0)

operands: like Store px:


encoding: storetrs(op base0, base op0, off op1, op off0) , flowArgs(pred op0)

Core In Slots Latencies
Tin F0 1
Copper F0 1
Silver F0 F1 F2 1
Gold F0 1

storetrs(op op0, op op1, off op2, op off0)

operands: like Store px:


Core In Slots Latencies
Tin F0 1
Copper F0 1
Silver F0 F1 F2 1
Gold F0 1

storetrs(op op0, op op1, off op2, op op3, pred off0)

operands: like Store px:


encoding: storetrs(op op0, op op1, off op2, op off0) , flowArgs(pred op0)

Core In Slots Latencies
Tin F0 1
Copper F0 1
Silver F0 F1 F2 1
Gold F0 1


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable