f2udsn

From Mill Computing Wiki
Revision as of 18:51, 20 December 2014 by Generator (Talk | contribs)

Jump to: navigation, search
realizing  exu stream  exu block  compute phase   operation   in the decimal floating point value domain   using saturating overflow behavior   that produces condition codes and rounds toward negative infinity

native on: Decimal8 Decimal16

Inexactly convert a decimal floating point value to a unsigned integer, rounding toward nearest and producing saturating result values.


f2udsn(d x) → d r0

operands: like Addd [dd:d]


Core In Slots Latencies
Decimal8 E0 E1 d:d=4 dv:dv=4 q:q=5 qv:qv=5
Decimal16 E0 E1 d:d=4 dv:dv=4 q:q=5 qv:qv=5


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable