Difference between revisions of "Instruction Set/shiftlsw"
From Mill Computing Wiki
(Created page with "{{DISPLAYTITLE:shiftlsw}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing exu stream Decode|exu blo...") |
(No difference) |
Revision as of 06:59, 2 October 2014
realizing exu stream exu block compute phase operation in the signed integer value domain using widening overflow behavior that produces condition codes
native on: all
bitwise shift
shiftlsw(s x, bit bits) → s r0
operands: like Widen xx:2x
| Core | In Slots | Latencies |
|---|---|---|
| Tin | E0 | b,b:h=1 h,h:w=1 w,w:d=2 d,d:q=2 |
| Copper | E0 | b,b:h=1 h,h:w=1 w,w:d=2 d,d:q=2 |
| Silver | E0 E1 | b,b:h=1 h,h:w=1 w,w:d=2 d,d:q=2 |
| Gold | E0 E1 | b,b:h=1 h,h:w=1 w,w:d=2 d,d:q=2 |
| Decimal8 | E0 E1 | b,b:h=1 h,h:w=1 w,w:d=2 d,d:q=2 |
| Decimal16 | E0 E1 | b,b:h=1 h,h:w=1 w,w:d=2 d,d:q=2 |
operands: like Widen xx:2x
| Core | In Slots | Latencies |
|---|---|---|
| Tin | E0 | b,b:h=1 h,h:w=1 w,w:d=2 d,d:q=2 |
| Copper | E0 | b,b:h=1 h,h:w=1 w,w:d=2 d,d:q=2 |
| Silver | E0 E1 | b,b:h=1 h,h:w=1 w,w:d=2 d,d:q=2 |
| Gold | E0 E1 | b,b:h=1 h,h:w=1 w,w:d=2 d,d:q=2 |
| Decimal8 | E0 E1 | b,b:h=1 h,h:w=1 w,w:d=2 d,d:q=2 |
| Decimal16 | E0 E1 | b,b:h=1 h,h:w=1 w,w:d=2 d,d:q=2 |
