Difference between revisions of "Instruction Set/shiftluwv"
From Mill Computing Wiki
(Created page with "{{DISPLAYTITLE:shiftluwv}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing exu stream Decode|exu bl...") |
(No difference) |
Revision as of 06:58, 2 October 2014
realizing exu stream exu block compute phase operation in the unsigned integer value domain using widening overflow behavior that produces condition codes
native on: all
bitwise shift
shiftluwv(u x, bit bits) → u r0, u r1
operands: like Widenv XX:2X2X
| Core | In Slots | Latencies |
|---|---|---|
| Tin | E0 | 2 2 |
| Copper | E0 | 2 2 |
| Silver | E0 E1 | 2 2 |
| Gold | E0 E1 | 2 2 |
| Decimal8 | E0 E1 | 2 2 |
| Decimal16 | E0 E1 | 2 2 |
shiftluwv(u x, n bits) → u r0, u r1
operands: like Widenv XX:2X2X
| Core | In Slots | Latencies |
|---|---|---|
| Tin | E0 | 2 2 |
| Copper | E0 | 2 2 |
| Silver | E0 E1 | 2 2 |
| Gold | E0 E1 | 2 2 |
| Decimal8 | E0 E1 | 2 2 |
| Decimal16 | E0 E1 | 2 2 |
