Difference between revisions of "Instruction Set/widenufv"
From Mill Computing Wiki
(Created page with "{{DISPLAYTITLE:widenufv}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing exu stream Decode|exu blo...") |
(No difference) |
Revision as of 06:58, 2 October 2014
realizing exu stream exu block compute phase operation in the unsigned fixed point value domain
native on: all
widen to double width
operands: like Widenv XX:2X2X
Core | In Slots | Latencies |
---|---|---|
Tin | E0 | 2 2 |
Copper | E0 E1 | 2 2 |
Silver | E0 E1 E2 E3 | 2 2 |
Gold | E0 E1 E2 E3 E4 E5 E6 E7 | 2 2 |
Decimal8 | E0 E1 E2 E3 | 2 2 |
Decimal16 | E0 E1 E2 E3 | 2 2 |