Difference between revisions of "Instruction Set/inner1"

From Mill Computing Wiki
Jump to: navigation, search
(Created page with "{{DISPLAYTITLE:inner1}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing  flow stream Decode|flow blo...")
(No difference)

Revision as of 06:57, 2 October 2014

realizing  flow stream  flow block  call phase   operation  

native on: all

enter a loop


inner1(p target, args args) → op r

operands: like Inv :


encoding: inner1(op q, off target, count argc) , inner1(op q, off target, count argc, lit argv) , inner1(op q, off target, count argc, lit argv, lit argv)

Core In Slots Latencies
Tin F0 1
Copper F0 F1 1
Silver F0 F1 F2 1
Gold F0 F1 F2 F3 1
Decimal8 F0 F1 F2 1
Decimal16 F0 F1 F2 1

inner1(lbl target, args args) → op r

operands: like Inv :


encoding: inner1(off target, count argc) , inner1(off target, count argc, lit argv) , inner1(off target, count argc, lit argv, lit argv) , inner1(off target, count argc, lit argv, lit argv, lit argv)

Core In Slots Latencies
Tin F0 1
Copper F0 F1 1
Silver F0 F1 F2 1
Gold F0 F1 F2 F3 1
Decimal8 F0 F1 F2 1
Decimal16 F0 F1 F2 1