Difference between revisions of "Instruction Set/nope"
From Mill Computing Wiki
m (Protected "Instruction Set/nope": generated ([Edit=<protect-level-bot>] (indefinite) [Move=<protect-level-bot>] (indefinite))) | |||
| Line 1: | Line 1: | ||
{{DISPLAYTITLE:nope}} | {{DISPLAYTITLE:nope}} | ||
| − | <div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation| | + | <div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|speculable]] [[Encoding|exu stream]] [[Decode|exu block]] [[Phasing|compute phase]] operation [[Domains|in the logical value domain]] <br /> |
'''native on:''' [[Cores|all]]<br /> | '''native on:''' [[Cores|all]]<br /> | ||
</div> | </div> | ||
Revision as of 09:29, 9 February 2015
No operation. Exu side.
Usually doesn't need to be encoded, since delays are encoded in the encoding gap. But for the block sizes that don't have an encoding gap, which are known for each Core, the leftover entropy in the instruction header for those block sizes can encode NOPs, too.
nope()
operands: like NoArgs :[x]
alternate encoding: skinny
| Core | In Slots | Latencies |
|---|---|---|
| Tin | e0 E0 | 1 |
| Copper | e0 E0 | 1 |
| Silver | e0 E0 | 1 |
| Gold | E0 E1 | 1 |
| Decimal8 | e0 E0 | 1 |
| Decimal16 | e0 E0 | 1 |
Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable
