Difference between revisions of "Instruction Set/divRemu"
From Mill Computing Wiki
| Line 1: | Line 1: | ||
{{DISPLAYTITLE:divRemu}} | {{DISPLAYTITLE:divRemu}} | ||
| − | <div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation| | + | <div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|speculable]] [[Encoding|exu stream]] [[Decode|exu block]] [[Phasing|compute phase]] operation [[Domains|in the unsigned integer value domain]] [[Condition Code|that produces condition codes]]<br /> |
'''native on:''' [[Assembly|none]]<br /> | '''native on:''' [[Assembly|none]]<br /> | ||
</div> | </div> | ||
Revision as of 09:28, 9 February 2015
speculable exu stream exu block compute phase operation in the unsigned integer value domain that produces condition codes
native on: none
Unsigned integer division for quotient and remainder.
related operations: divu, remu, rdivu, rootu, rrootu
divRemu(u x, u y) → u r0, u r1
operands: like DivRem [xx:xx]
divRemu(u x, imm y) → u r0, u r1
operands: like DivRem [xx:xx]
Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable
