Difference between revisions of "Instruction Set/flowArgs"

From Mill Computing Wiki
Jump to: navigation, search
m (Protected "Instruction Set/flowArgs": generated ([Edit=<protect-level-bot>] (indefinite) [Move=<protect-level-bot>] (indefinite)))
Line 1:Line 1:
 
{{DISPLAYTITLE:flowArgs}}
 
{{DISPLAYTITLE:flowArgs}}
<div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|realizing]]&nbsp;&nbsp;[[Encoding|flow stream]]&nbsp;&nbsp;[[Decode|flow block]]&nbsp;&nbsp;[[Phasing|compute phase]]&nbsp;&nbsp; operation&nbsp;&nbsp;<br />
+
<div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|speculable]]&nbsp;&nbsp;[[Encoding|flow stream]]&nbsp;&nbsp;[[Decode|flow block]]&nbsp;&nbsp;[[Phasing|compute phase]]&nbsp;&nbsp; operation&nbsp;&nbsp;<br />
 
'''native on:''' [[Cores|all]]<br />
 
'''native on:''' [[Cores|all]]<br />
 
</div>
 
</div>

Revision as of 09:24, 9 February 2015

speculable  flow stream  flow block  compute phase   operation  

native on: all

four-byte constant continuation, conditional predicate, or other ganged argument


flowArgs(ops args)

operands: like Inv :


encoding: flowArgs(op arg)
encoding: flowArgs(off arg) , flowArgs(off arg, lit arg) , flowArgs(off arg, lit arg, lit arg) , flowArgs(off arg, lit arg, lit arg, lit arg)

Core In Slots Latencies
Tin F1 0
Copper F1 0
Silver F1 F2 F3 0
Gold F1 F2 F3 F4 F5 F6 F7 0
Decimal8 F1 F2 F3 0
Decimal16 F1 F2 F3 0


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable