Difference between revisions of "Instruction Set/muldz"
From Mill Computing Wiki
m (Protected "Instruction Set/muldz": generated ([Edit=<protect-level-bot>] (indefinite) [Move=<protect-level-bot>] (indefinite))) | |||
Line 1: | Line 1: | ||
{{DISPLAYTITLE:muldz}} | {{DISPLAYTITLE:muldz}} | ||
− | <div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation| | + | <div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|speculable]] [[Encoding|exu stream]] [[Decode|exu block]] [[Phasing|compute phase]] operation [[Domains|in the decimal floating point value domain]] [[Condition Code|that produces condition codes]] [[Rounding|and rounds toward zero]]<br /> |
'''native on:''' [[Cores/Decimal8|Decimal8]] [[Cores/Decimal16|Decimal16]] <br /> | '''native on:''' [[Cores/Decimal8|Decimal8]] [[Cores/Decimal16|Decimal16]] <br /> | ||
</div> | </div> |
Revision as of 09:23, 9 February 2015
speculable exu stream exu block compute phase operation in the decimal floating point value domain that produces condition codes and rounds toward zero
Decimal floating point multiplication in current rounding towards zero.
operands: like Addd [dd:d]
Core | In Slots | Latencies |
---|---|---|
Decimal8 | E0 E1 | d,d:d=5 dv,dv:dv=5 q,q:q=6 qv,qv:qv=6 |
Decimal16 | E0 E1 | d,d:d=5 dv,dv:dv=5 q,q:q=6 qv,qv:qv=6 |
Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable