Difference between revisions of "Instruction Set/subus"
From Mill Computing Wiki
m (Protected "Instruction Set/subus": generated ([Edit=<protect-level-bot>] (indefinite) [Move=<protect-level-bot>] (indefinite))) | |||
Line 5: | Line 5: | ||
</div> | </div> | ||
− | subtraction | + | Saturating unsigned integer subtraction. |
+ | When a result value overflows for the width, it flats out at the biggest value. | ||
+ | |||
---- | ---- | ||
<code style="font-size:130%"><b style="color:#050">subus</b>(<span style="color:#009">[[Domains#u|u]]</span> <span title="belt operand from ops window">x</span>, <span style="color:#009">[[Domains#u|u]]</span> <span title="belt operand from ops window">y</span>) → [[Domains#u|u]] r<sub>0</sub></code> | <code style="font-size:130%"><b style="color:#050">subus</b>(<span style="color:#009">[[Domains#u|u]]</span> <span title="belt operand from ops window">x</span>, <span style="color:#009">[[Domains#u|u]]</span> <span title="belt operand from ops window">y</span>) → [[Domains#u|u]] r<sub>0</sub></code> |
Revision as of 10:31, 11 January 2015
realizing exu stream exu block compute phase operation in the unsigned integer value domain using saturating overflow behavior that produces condition codes
aliases: subusv
native on: all
Saturating unsigned integer subtraction. When a result value overflows for the width, it flats out at the biggest value.
operands: like Identity [xx:x]
Core | In Slots | Latencies |
---|---|---|
Tin | E0 | 2 |
Copper | E0 E1 | 2 |
Silver | E0 E1 E2 E3 | 2 |
Gold | E0 E1 E2 E3 E4 E5 E6 E7 | 2 |
Decimal8 | E0 E1 E2 E3 | 2 |
Decimal16 | E0 E1 E2 E3 | 2 |
operands: like Identity [xx:x]
Core | In Slots | Latencies |
---|---|---|
Tin | E0 | 2 |
Copper | E0 E1 | 2 |
Silver | E0 E1 E2 E3 | 2 |
Gold | E0 E1 E2 E3 E4 E5 E6 E7 | 2 |
Decimal8 | E0 E1 E2 E3 | 2 |
Decimal16 | E0 E1 E2 E3 | 2 |
Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable