Difference between revisions of "Instruction Set/rdivu"
From Mill Computing Wiki
m (Protected "Instruction Set/rdivu": generated ([Edit=<protect-level-bot>] (indefinite) [Move=<protect-level-bot>] (indefinite))) | |
(No difference) |
Revision as of 01:33, 3 January 2015
realizing exu stream exu block compute phase operation in the unsigned integer value domain
native on: all
Unsigned integer reciprocal dividion. Helper operation for software division implementation.
This operation creates a seed value for Newton-Rapheson, or other, iterative division.
operands: like Identity [xx:x]
Core | In Slots | Latencies |
---|---|---|
Tin | E0 | b:b=1 bv:bv=1 h:h=1 hv:hv=1 w:w=1 wv:wv=1 d:d=2 dv:dv=2 q:q=2 qv:qv=2 |
Copper | E0 E1 | b:b=1 bv:bv=1 h:h=1 hv:hv=1 w:w=1 wv:wv=1 d:d=2 dv:dv=2 q:q=2 qv:qv=2 |
Silver | E0 E1 E2 E3 | b:b=1 bv:bv=1 h:h=1 hv:hv=1 w:w=1 wv:wv=1 d:d=2 dv:dv=2 q:q=2 qv:qv=2 |
Gold | E0 E1 E2 E3 E4 E5 E6 E7 | b:b=1 bv:bv=1 h:h=1 hv:hv=1 w:w=1 wv:wv=1 d:d=2 dv:dv=2 q:q=2 qv:qv=2 |
Decimal8 | E0 E1 E2 E3 | b:b=1 bv:bv=1 h:h=1 hv:hv=1 w:w=1 wv:wv=1 d:d=2 dv:dv=2 q:q=2 qv:qv=2 |
Decimal16 | E0 E1 E2 E3 | b:b=1 bv:bv=1 h:h=1 hv:hv=1 w:w=1 wv:wv=1 d:d=2 dv:dv=2 q:q=2 qv:qv=2 |
Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable