Difference between revisions of "Instruction Set/subdfz"
From Mill Computing Wiki
m (Protected "Instruction Set/subdfz": generated ([Edit=<protect-level-bot>] (indefinite) [Move=<protect-level-bot>] (indefinite))) | |
(No difference) | |
Revision as of 01:31, 3 January 2015
realizing exu stream exu block compute phase operation in the decimal floating point value domain that produces condition codes and rounds to nearest, ties away from zero
Decimal floating point subtraction in current rounding away from zero.
operands: like Addd [dd:d]
| Core | In Slots | Latencies |
|---|---|---|
| Decimal8 | E0 E1 | d,d:d=4 dv,dv:dv=4 q,q:q=5 qv,qv:qv=5 |
| Decimal16 | E0 E1 | d,d:d=4 dv,dv:dv=4 q,q:q=5 qv,qv:qv=5 |
Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable
