Difference between revisions of "Instruction Set/narrowdz"
From Mill Computing Wiki
(Created page with "{{DISPLAYTITLE:narrowdz}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing exu stream Decode|exu blo...") | |||
Line 14: | Line 14: | ||
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]] | ! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]] | ||
|- | |- | ||
− | | [[Cores/Decimal8/Encoding# | + | | [[Cores/Decimal8/Encoding#narrowdz|Decimal8]] || E0 E1 || d:w=4 q:d=5 |
|- | |- | ||
− | | [[Cores/Decimal16/Encoding# | + | | [[Cores/Decimal16/Encoding#narrowdz|Decimal16]] || E0 E1 || d:w=4 q:d=5 |
|} | |} | ||
Line 28: | Line 28: | ||
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]] | ! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]] | ||
|- | |- | ||
− | | [[Cores/Decimal8/Encoding# | + | | [[Cores/Decimal8/Encoding#narrowdz|Decimal8]] || E0 E1 || dv,dv:wv=4 qv,qv:dv=5 |
|- | |- | ||
− | | [[Cores/Decimal16/Encoding# | + | | [[Cores/Decimal16/Encoding#narrowdz|Decimal16]] || E0 E1 || dv,dv:wv=4 qv,qv:dv=5 |
|} | |} | ||
+ | |||
+ | |||
+ | [[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable] |
Revision as of 02:39, 16 December 2014
narrow scalar to half width
operands: like Narrowd [dd:½d]
Core | In Slots | Latencies |
---|---|---|
Decimal8 | E0 E1 | d:w=4 q:d=5 |
Decimal16 | E0 E1 | d:w=4 q:d=5 |
operands: like Narrowvd [DD:½D]
Core | In Slots | Latencies |
---|---|---|
Decimal8 | E0 E1 | dv,dv:wv=4 qv,qv:dv=5 |
Decimal16 | E0 E1 | dv,dv:wv=4 qv,qv:dv=5 |
Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable