Difference between revisions of "Instruction Set/innern"

From Mill Computing Wiki
Jump to: navigation, search
(Created page with "{{DISPLAYTITLE:innern}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing  flow stream Decode|flow blo...")
 
Line 21:Line 21:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
| [[Cores/Tin/Encoding#1011|Tin]] || F0 || 1
+
| [[Cores/Tin/Encoding#innern|Tin]] || F0 || 1
 
|-
 
|-
| [[Cores/Copper/Encoding#1011|Copper]] || F0 F1 || 1
+
| [[Cores/Copper/Encoding#innern|Copper]] || F0 F1 || 1
 
|-
 
|-
| [[Cores/Silver/Encoding#1011|Silver]] || F0 F1 F2 || 1
+
| [[Cores/Silver/Encoding#innern|Silver]] || F0 F1 F2 || 1
 
|-
 
|-
| [[Cores/Gold/Encoding#1011|Gold]] || F0 F1 F2 F3 || 1
+
| [[Cores/Gold/Encoding#innern|Gold]] || F0 F1 F2 F3 || 1
 
|-
 
|-
| [[Cores/Decimal8/Encoding#1011|Decimal8]] || F0 F1 F2 || 1
+
| [[Cores/Decimal8/Encoding#innern|Decimal8]] || F0 F1 F2 || 1
 
|-
 
|-
| [[Cores/Decimal16/Encoding#1011|Decimal16]] || F0 F1 F2 || 1
+
| [[Cores/Decimal16/Encoding#innern|Decimal16]] || F0 F1 F2 || 1
 
|}
 
|}
  
Line 55:Line 55:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
| [[Cores/Tin/Encoding#1012|Tin]] || F0 || 1
+
| [[Cores/Tin/Encoding#innern|Tin]] || F0 || 1
 
|-
 
|-
| [[Cores/Copper/Encoding#1012|Copper]] || F0 F1 || 1
+
| [[Cores/Copper/Encoding#innern|Copper]] || F0 F1 || 1
 
|-
 
|-
| [[Cores/Silver/Encoding#1012|Silver]] || F0 F1 F2 || 1
+
| [[Cores/Silver/Encoding#innern|Silver]] || F0 F1 F2 || 1
 
|-
 
|-
| [[Cores/Gold/Encoding#1012|Gold]] || F0 F1 F2 F3 || 1
+
| [[Cores/Gold/Encoding#innern|Gold]] || F0 F1 F2 F3 || 1
 
|-
 
|-
| [[Cores/Decimal8/Encoding#1012|Decimal8]] || F0 F1 F2 || 1
+
| [[Cores/Decimal8/Encoding#innern|Decimal8]] || F0 F1 F2 || 1
 
|-
 
|-
| [[Cores/Decimal16/Encoding#1012|Decimal16]] || F0 F1 F2 || 1
+
| [[Cores/Decimal16/Encoding#innern|Decimal16]] || F0 F1 F2 || 1
 
|}
 
|}
 +
 +
 +
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]

Revision as of 02:38, 16 December 2014

realizing  flow stream  flow block  call phase   operation  

native on: all

enter a loop


innern(lit n, p target, args args) → ops r0 ...rn

operands: like Inv :


encoding: innern(lit n, p target, off argv, count argc) , innern(lit n, p target, off argv, count argc, lit argv)

Core In Slots Latencies
Tin F0 1
Copper F0 F1 1
Silver F0 F1 F2 1
Gold F0 F1 F2 F3 1
Decimal8 F0 F1 F2 1
Decimal16 F0 F1 F2 1

innern(lit n, lbl target, args args) → ops r0 ...rn

operands: like Inv :


encoding: innern(lit n, off target, count argc) , innern(lit n, off target, count argc, lit argv) , innern(lit n, off target, count argc, lit argv, lit argv)

Core In Slots Latencies
Tin F0 1
Copper F0 F1 1
Silver F0 F1 F2 1
Gold F0 F1 F2 F3 1
Decimal8 F0 F1 F2 1
Decimal16 F0 F1 F2 1


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable