Difference between revisions of "Instruction Set/widenf"

From Mill Computing Wiki
Jump to: navigation, search
(Created page with "{{DISPLAYTITLE:widenf}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing  exu stream Decode|exu block...")
 
Line 14:Line 14:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
| [[Cores/Silver/Encoding#902|Silver]] || E0 E1 || 1
+
| [[Cores/Silver/Encoding#widenf|Silver]] || E0 E1 || 1
 
|-
 
|-
| [[Cores/Gold/Encoding#902|Gold]] || E0 E1 E2 E3 || 1
+
| [[Cores/Gold/Encoding#widenf|Gold]] || E0 E1 E2 E3 || 1
 
|}
 
|}
 +
 +
 +
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]

Revision as of 02:37, 16 December 2014

realizing  exu stream  exu block  compute phase   operation   in the binary floating point value domain  

native on: Silver Gold

widen to double width


widenf(f v) → f r0

operands: like Widenf ff:2f


Core In Slots Latencies
Silver E0 E1 1
Gold E0 E1 E2 E3 1


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable