Difference between revisions of "Instruction Set/eqlp"

From Mill Computing Wiki
Jump to: navigation, search
(Created page with "{{DISPLAYTITLE:eqlp}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing  exu stream  exu block...")
 
Line 14:Line 14:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
−
| [[Cores/Tin/Encoding#278|Tin]] || E0 || 2
+
| [[Cores/Tin/Encoding#eqlp|Tin]] || E0 || 2
 
|-
 
|-
−
| [[Cores/Copper/Encoding#278|Copper]] || E0 E1 || 2
+
| [[Cores/Copper/Encoding#eqlp|Copper]] || E0 E1 || 2
 
|-
 
|-
−
| [[Cores/Silver/Encoding#278|Silver]] || E0 E1 E2 E3 || 2
+
| [[Cores/Silver/Encoding#eqlp|Silver]] || E0 E1 E2 E3 || 2
 
|-
 
|-
−
| [[Cores/Gold/Encoding#278|Gold]] || E0 E1 E2 E3 E4 E5 E6 E7 || 2
+
| [[Cores/Gold/Encoding#eqlp|Gold]] || E0 E1 E2 E3 E4 E5 E6 E7 || 2
 
|-
 
|-
−
| [[Cores/Decimal8/Encoding#278|Decimal8]] || E0 E1 E2 E3 || 2
+
| [[Cores/Decimal8/Encoding#eqlp|Decimal8]] || E0 E1 E2 E3 || 2
 
|-
 
|-
−
| [[Cores/Decimal16/Encoding#278|Decimal16]] || E0 E1 E2 E3 || 2
+
| [[Cores/Decimal16/Encoding#eqlp|Decimal16]] || E0 E1 E2 E3 || 2
 
|}
 
|}
  
 
----
 
----
−
<code style="font-size:130%"><b style="color:#050">eqlp</b>(<span style="color:#666">conditioncode</span>) &#8594; [[Domains#p|p]] r<sub>0</sub></code>
+
<code style="font-size:130%"><b style="color:#050">eqlp</b>([[Condition_Code|<span style="color:#666">conditioncode</span>]]) &#8594; [[Domains#p|p]] r<sub>0</sub></code>
 
<div style="font-size:80%;line-height:90%;margin-bottom:2em">'''operands:''' [[Operands#likeEqlp|like Eqlp pp:p]]
 
<div style="font-size:80%;line-height:90%;margin-bottom:2em">'''operands:''' [[Operands#likeEqlp|like Eqlp pp:p]]
 
</div>
 
</div>
Line 37:Line 37:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
−
| [[Cores/Tin/Encoding#1162|Tin]] || e0 || 2
+
| [[Cores/Tin/Encoding#eqlp|Tin]] || e0 || 2
 
|-
 
|-
−
| [[Cores/Copper/Encoding#1162|Copper]] || e0 || 2
+
| [[Cores/Copper/Encoding#eqlp|Copper]] || e0 || 2
 
|-
 
|-
−
| [[Cores/Silver/Encoding#1162|Silver]] || e0 || 2
+
| [[Cores/Silver/Encoding#eqlp|Silver]] || e0 || 2
 
|-
 
|-
−
| [[Cores/Gold/Encoding#1162|Gold]] || e0 || 2
+
| [[Cores/Gold/Encoding#eqlp|Gold]] || e0 || 2
 
|-
 
|-
−
| [[Cores/Decimal8/Encoding#1162|Decimal8]] || e0 || 2
+
| [[Cores/Decimal8/Encoding#eqlp|Decimal8]] || e0 || 2
 
|-
 
|-
−
| [[Cores/Decimal16/Encoding#1162|Decimal16]] || e0 || 2
+
| [[Cores/Decimal16/Encoding#eqlp|Decimal16]] || e0 || 2
 
|}
 
|}
 +
 +
 +
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]

Revision as of 02:35, 16 December 2014

realizing  exu stream  exu block  compute phase   operation   in the pointers value domain  

native on: all

equal

eqlp(p x, p y) → p r0

operands: like Eqlp pp:p


Core In Slots Latencies
Tin E0 2
Copper E0 E1 2
Silver E0 E1 E2 E3 2
Gold E0 E1 E2 E3 E4 E5 E6 E7 2
Decimal8 E0 E1 E2 E3 2
Decimal16 E0 E1 E2 E3 2

eqlp(conditioncode) → p r0

operands: like Eqlp pp:p


alternate encoding: skinny

Core In Slots Latencies
Tin e0 2
Copper e0 2
Silver e0 2
Gold e0 2
Decimal8 e0 2
Decimal16 e0 2


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable

Retrieved from "http://millcomputing.com/w/index.php?title=Instruction_Set/eqlp&oldid=1412"