Difference between revisions of "Instruction Set/widens"
From Mill Computing Wiki
(Created page with "{{DISPLAYTITLE:widens}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing exu stream Decode|exu block...") | |||
Line 14: | Line 14: | ||
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]] | ! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]] | ||
|- | |- | ||
− | | [[Cores/Tin/Encoding# | + | | [[Cores/Tin/Encoding#widens|Tin]] || E0 || b:h=1 h:w=1 w:d=2 d:q=2 |
|- | |- | ||
− | | [[Cores/Copper/Encoding# | + | | [[Cores/Copper/Encoding#widens|Copper]] || E0 E1 || b:h=1 h:w=1 w:d=2 d:q=2 |
|- | |- | ||
− | | [[Cores/Silver/Encoding# | + | | [[Cores/Silver/Encoding#widens|Silver]] || E0 E1 E2 E3 || b:h=1 h:w=1 w:d=2 d:q=2 |
|- | |- | ||
− | | [[Cores/Gold/Encoding# | + | | [[Cores/Gold/Encoding#widens|Gold]] || E0 E1 E2 E3 E4 E5 E6 E7 || b:h=1 h:w=1 w:d=2 d:q=2 |
|- | |- | ||
− | | [[Cores/Decimal8/Encoding# | + | | [[Cores/Decimal8/Encoding#widens|Decimal8]] || E0 E1 E2 E3 || b:h=1 h:w=1 w:d=2 d:q=2 |
|- | |- | ||
− | | [[Cores/Decimal16/Encoding# | + | | [[Cores/Decimal16/Encoding#widens|Decimal16]] || E0 E1 E2 E3 || b:h=1 h:w=1 w:d=2 d:q=2 |
|} | |} | ||
+ | |||
+ | |||
+ | [[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable] |
Revision as of 02:39, 16 December 2014
realizing exu stream exu block compute phase operation in the signed integer value domain
native on: all
widen to double width
operands: like Widen xx:2x
Core | In Slots | Latencies |
---|---|---|
Tin | E0 | b:h=1 h:w=1 w:d=2 d:q=2 |
Copper | E0 E1 | b:h=1 h:w=1 w:d=2 d:q=2 |
Silver | E0 E1 E2 E3 | b:h=1 h:w=1 w:d=2 d:q=2 |
Gold | E0 E1 E2 E3 E4 E5 E6 E7 | b:h=1 h:w=1 w:d=2 d:q=2 |
Decimal8 | E0 E1 E2 E3 | b:h=1 h:w=1 w:d=2 d:q=2 |
Decimal16 | E0 E1 E2 E3 | b:h=1 h:w=1 w:d=2 d:q=2 |
Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable