Difference between revisions of "Instruction Set/countrfl"

From Mill Computing Wiki
Jump to: navigation, search
(Created page with "{{DISPLAYTITLE:countrfl}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing  exu stream Decode|exu blo...")
 
Line 4:Line 4:
 
</div>
 
</div>
  
number of bits before condition
+
Count the zero bits from the right.
 +
 
 +
**related operations:** [[Instruction_Set/countlfl|countlfl], [[Instruction_Set/countltr|countltr], [[Instruction_Set/countrtr|countrtr]
 
----
 
----
 
<code style="font-size:130%"><b style="color:#050">countrfl</b>(<span style="color:#009">[[Domains#op|op]]</span> <span title="belt operand from ops window">x</span>) &#8594; [[Domains#op|op]] r<sub>0</sub></code>
 
<code style="font-size:130%"><b style="color:#050">countrfl</b>(<span style="color:#009">[[Domains#op|op]]</span> <span title="belt operand from ops window">x</span>) &#8594; [[Domains#op|op]] r<sub>0</sub></code>

Revision as of 18:48, 26 November 2014

realizing  exu stream  exu block  compute phase   operation   in the logical value domain  

native on: all

Count the zero bits from the right.

    • related operations:** [[Instruction_Set/countlfl|countlfl], [[Instruction_Set/countltr|countltr], [[Instruction_Set/countrtr|countrtr]

countrfl(op x) → op r0

operands: like Identity [xx:x]


Core In Slots Latencies
Tin E0 1
Copper E0 1
Silver E0 1
Gold E0 1
Decimal8 E0 1
Decimal16 E0 1