Difference between revisions of "Instruction Set/retntr"

From Mill Computing Wiki
Jump to: navigation, search
(Created page with "{{DISPLAYTITLE:retntr}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing  flow stream Decode|flow blo...")
 
Line 25:Line 25:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
−
| [[Cores/Tin/Encoding#1070|Tin]] || F0 || 1
+
| [[Cores/Tin/Encoding#retntr|Tin]] || F0 || 1
 
|-
 
|-
−
| [[Cores/Copper/Encoding#1070|Copper]] || F0 F1 || 1
+
| [[Cores/Copper/Encoding#retntr|Copper]] || F0 F1 || 1
 
|-
 
|-
−
| [[Cores/Silver/Encoding#1070|Silver]] || F0 F1 F2 || 1
+
| [[Cores/Silver/Encoding#retntr|Silver]] || F0 F1 F2 || 1
 
|-
 
|-
−
| [[Cores/Gold/Encoding#1070|Gold]] || F0 F1 F2 F3 || 1
+
| [[Cores/Gold/Encoding#retntr|Gold]] || F0 F1 F2 F3 || 1
 
|-
 
|-
−
| [[Cores/Decimal8/Encoding#1070|Decimal8]] || F0 F1 F2 || 1
+
| [[Cores/Decimal8/Encoding#retntr|Decimal8]] || F0 F1 F2 || 1
 
|-
 
|-
−
| [[Cores/Decimal16/Encoding#1070|Decimal16]] || F0 F1 F2 || 1
+
| [[Cores/Decimal16/Encoding#retntr|Decimal16]] || F0 F1 F2 || 1
 
|}
 
|}
 +
 +
 +
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]

Revision as of 02:37, 16 December 2014

realizing  flow stream  flow block  transfer phase   operation  

native on: all

return from function

retntr(pred q, ops vs) → ops r0 ...

operands: like Inv :


encoding: retntr(pred q, off vs, count c) , retntr(pred q, off vs, count c, lit vs) , retntr(pred q, off vs, count c, lit vs, lit vs)

Core In Slots Latencies
Tin F0 1
Copper F0 F1 1
Silver F0 F1 F2 1
Gold F0 F1 F2 F3 1
Decimal8 F0 F1 F2 1
Decimal16 F0 F1 F2 1


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable

Retrieved from "http://millcomputing.com/w/index.php?title=Instruction_Set/retntr&oldid=1594"