Difference between revisions of "Instruction Set/fmadfz"

From Mill Computing Wiki
Jump to: navigation, search
(Created page with "{{DISPLAYTITLE:fmadfz}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing  exu stream Decode|exu block...")
 
Line 21:Line 21:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
−
| [[Cores/Decimal8/Encoding#968|Decimal8]] || E0 E1 || d,d:d=7 dv,dv:dv=7 q,q:q=8 qv,qv:qv=8  
+
| [[Cores/Decimal8/Encoding#fmadfz|Decimal8]] || E0 E1 || d,d:d=7 dv,dv:dv=7 q,q:q=8 qv,qv:qv=8  
 
|-
 
|-
−
| [[Cores/Decimal16/Encoding#968|Decimal16]] || E0 E1 || d,d:d=7 dv,dv:dv=7 q,q:q=8 qv,qv:qv=8  
+
| [[Cores/Decimal16/Encoding#fmadfz|Decimal16]] || E0 E1 || d,d:d=7 dv,dv:dv=7 q,q:q=8 qv,qv:qv=8  
 
|}
 
|}
  
Line 42:Line 42:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
−
| [[Cores/Decimal8/Encoding#969|Decimal8]] || E0 || d,d:d,d=7,7 dv,dv:dv,dv=7,7 q,q:q,q=8,8 qv,qv:qv,qv=8,8  
+
| [[Cores/Decimal8/Encoding#fmadfz|Decimal8]] || E0 || d,d:d,d=7,7 dv,dv:dv,dv=7,7 q,q:q,q=8,8 qv,qv:qv,qv=8,8  
 
|-
 
|-
−
| [[Cores/Decimal16/Encoding#969|Decimal16]] || E0 || d,d:d,d=7,7 dv,dv:dv,dv=7,7 q,q:q,q=8,8 qv,qv:qv,qv=8,8  
+
| [[Cores/Decimal16/Encoding#fmadfz|Decimal16]] || E0 || d,d:d,d=7,7 dv,dv:dv,dv=7,7 q,q:q,q=8,8 qv,qv:qv,qv=8,8  
 
|}
 
|}
 +
 +
 +
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]

Revision as of 02:36, 16 December 2014

realizing  exu stream  exu block  compute phase   operation   in the decimal floating point value domain  

native on: Decimal8 Decimal16

fused multiply-add or -add/subtract

fmadfz(d x, d y, d z) → d r0

operands: like Addd [dd:d]


encoding: fmadfz(d x) , exuArgs(op arg0, op arg1)

Core In Slots Latencies
Decimal8 E0 E1 d,d:d=7 dv,dv:dv=7 q,q:q=8 qv,qv:qv=8
Decimal16 E0 E1 d,d:d=7 dv,dv:dv=7 q,q:q=8 qv,qv:qv=8

fmadfz(d x, d y, d z, d w) → d r0, d r1

operands: like Fmasd [dd:d]


encoding: fmadfz(d x, d y) , exuArgs(op arg0, op arg1)

Core In Slots Latencies
Decimal8 E0 d,d:d,d=7,7 dv,dv:dv,dv=7,7 q,q:q,q=8,8 qv,qv:qv,qv=8,8
Decimal16 E0 d,d:d,d=7,7 dv,dv:dv,dv=7,7 q,q:q,q=8,8 qv,qv:qv,qv=8,8


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable

Retrieved from "http://millcomputing.com/w/index.php?title=Instruction_Set/fmadfz&oldid=1556"