Difference between revisions of "Instruction Set/mulsw"

From Mill Computing Wiki
Jump to: navigation, search
 
Line 8:Line 8:
 
----
 
----
 
<code style="font-size:130%"><b style="color:#050">mulsw</b>(<span style="color:#009">[[Domains#s|s]]</span> <span title="belt operand from ops window">x</span>, <span style="color:#009">[[Domains#s|s]]</span> <span title="belt operand from ops window">y</span>) &#8594; [[Domains#s|s]] r<sub>0</sub></code>
 
<code style="font-size:130%"><b style="color:#050">mulsw</b>(<span style="color:#009">[[Domains#s|s]]</span> <span title="belt operand from ops window">x</span>, <span style="color:#009">[[Domains#s|s]]</span> <span title="belt operand from ops window">y</span>) &#8594; [[Domains#s|s]] r<sub>0</sub></code>
−
<div style="font-size:80%;line-height:90%;margin-bottom:2em">'''operands:''' [[Operands#likeWiden|like Widen xx:2x]]
+
<div style="font-size:80%;line-height:90%;margin-bottom:2em">'''operands:''' [[Operands#likeWidening|like Widening xx:2x]]
 
</div>
 
</div>
 
<br />
 
<br />
Line 15:Line 15:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
−
| [[Cores/Tin/Encoding#mulsw|Tin]] || E0 || b,b:h=3 h,h:w=4 w,w:d=5 d,d:q=6
+
| [[Cores/Tin/Encoding#mulsw|Tin]] || E0 ||  
 
|-
 
|-
−
| [[Cores/Copper/Encoding#mulsw|Copper]] || E0 || b,b:h=3 h,h:w=4 w,w:d=5 d,d:q=6
+
| [[Cores/Copper/Encoding#mulsw|Copper]] || E0 ||  
 
|-
 
|-
−
| [[Cores/Silver/Encoding#mulsw|Silver]] || E0 E1 || b,b:h=3 h,h:w=4 w,w:d=5 d,d:q=6
+
| [[Cores/Silver/Encoding#mulsw|Silver]] || E0 E1 ||  
 
|-
 
|-
−
| [[Cores/Gold/Encoding#mulsw|Gold]] || E0 E1 E2 E3 || b,b:h=3 h,h:w=4 w,w:d=5 d,d:q=6
+
| [[Cores/Gold/Encoding#mulsw|Gold]] || E0 ||  
 +
|}
 +
 
 +
----
 +
<code style="font-size:130%"><b style="color:#050">mulsw</b>(<span style="color:#009">[[Domains#s|s]]</span> <span title="belt operand from ops window">op0</span>, <i><span style="color:#009">[[Immediates#imm|imm]]</span> <span title="small immediate constant of per-slot varying range">imm0</span></i>) &#8594; [[Domains#s|s]] r<sub>0</sub></code>
 +
<div style="font-size:80%;line-height:90%;margin-bottom:2em">'''operands:''' [[Operands#likeWidening|like Widening xx:2x]]
 +
</div>
 +
<br />
 +
 
 +
{| class="mw-collapsible mw-collapsed wikitable" data-expandtext="&#9656;" data-collapsetext="&#9662;"
 +
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 +
|-
 +
| [[Cores/Tin/Encoding#mulsw|Tin]] || E0 ||
 +
|-
 +
| [[Cores/Copper/Encoding#mulsw|Copper]] || E0 ||
 
|-
 
|-
−
| [[Cores/Decimal8/Encoding#mulsw|Decimal8]] || E0 E1 || b,b:h=3 h,h:w=4 w,w:d=5 d,d:q=6
+
| [[Cores/Silver/Encoding#mulsw|Silver]] || E0 E1 ||  
 
|-
 
|-
−
| [[Cores/Decimal16/Encoding#mulsw|Decimal16]] || E0 E1 || b,b:h=3 h,h:w=4 w,w:d=5 d,d:q=6
+
| [[Cores/Gold/Encoding#mulsw|Gold]] || E0 ||  
 
|}
 
|}
  
  
 
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]
 
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]

Latest revision as of 14:04, 23 February 2021

speculable  exu stream  exu block  compute phase   operation   in the signed integer value domain   using widening overflow behavior   that produces condition codes

native on: all

Signed Integer multiply. Widening.

mulsw(s x, s y) → s r0

operands: like Widening xx:2x


Core In Slots Latencies
Tin E0
Copper E0
Silver E0 E1
Gold E0

mulsw(s op0, imm imm0) → s r0

operands: like Widening xx:2x


Core In Slots Latencies
Tin E0
Copper E0
Silver E0 E1
Gold E0


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable

Retrieved from "http://millcomputing.com/w/index.php?title=Instruction_Set/mulsw&oldid=4914"