Difference between revisions of "Instruction Set/divu"

From Mill Computing Wiki
Jump to: navigation, search
Line 1:Line 1:
 
{{DISPLAYTITLE:divu}}
 
{{DISPLAYTITLE:divu}}
<div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|realizing]]&nbsp;&nbsp;[[Encoding|exu stream]]&nbsp;&nbsp;[[Decode|exu block]]&nbsp;&nbsp;[[Phasing|compute phase]]&nbsp;&nbsp; operation&nbsp;&nbsp; [[Domains|in the unsigned integer value domain]]&nbsp;&nbsp; [[Condition Code|that produces condition codes]]<br />
+
<div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|speculable]]&nbsp;&nbsp;[[Encoding|exu stream]]&nbsp;&nbsp;[[Decode|exu block]]&nbsp;&nbsp;[[Phasing|compute phase]]&nbsp;&nbsp; operation&nbsp;&nbsp; [[Domains|in the unsigned integer value domain]]&nbsp;&nbsp; [[Condition Code|that produces condition codes]]<br />
 
'''native on:''' [[Assembly|none]]<br />
 
'''native on:''' [[Assembly|none]]<br />
 
</div>
 
</div>

Revision as of 09:30, 9 February 2015

speculable  exu stream  exu block  compute phase   operation   in the unsigned integer value domain   that produces condition codes

native on: none

Unsigned integer division for quotient.

related operations: remu, divRemu, rdivu, rootu, rrootu


divu(u x, u y) → u r0

operands: like Identity [xx:x]



divu(u x, imm y) → u r0

operands: like Identity [xx:x]



Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable