Difference between revisions of "Instruction Set/innertr1"

From Mill Computing Wiki
Jump to: navigation, search
m (Protected "Instruction Set/innertr1": generated ([Edit=<protect-level-bot>] (indefinite) [Move=<protect-level-bot>] (indefinite)))
 
Line 4:Line 4:
 
</div>
 
</div>
  
enter a loop
+
Enter predicated loop with one result value on true.
 +
 
 +
Everything that applies to [[Instruction_Set/inner1|inner1]] applies also here. The difference is the predicate to make it a conditional inner. And there is one less possible argument in all the encodings.
 +
 
 +
<b>related operations:</b>  [[Instruction_Set/inner1|inner1]], [[Instruction_Set/innerfl1|innerfl1]]
 +
 
 
----
 
----
 
<code style="font-size:130%"><b style="color:#050">innertr1</b>(<span style="color:#009">[[Domains#op|op]]</span> <span title="call argument from calls window">q</span>, <span style="color:#009">[[Domains#p|p]]</span> <span title="call argument from calls window">target</span>, <span style="color:#009">[[Domains#args|args]]</span> <span title="zero or more call  
 
<code style="font-size:130%"><b style="color:#050">innertr1</b>(<span style="color:#009">[[Domains#op|op]]</span> <span title="call argument from calls window">q</span>, <span style="color:#009">[[Domains#p|p]]</span> <span title="call argument from calls window">target</span>, <span style="color:#009">[[Domains#args|args]]</span> <span title="zero or more call  

Latest revision as of 17:46, 4 February 2015

realizing  flow stream  flow block  call phase   operation  

native on: all

Enter predicated loop with one result value on true.

Everything that applies to inner1 applies also here. The difference is the predicate to make it a conditional inner. And there is one less possible argument in all the encodings.

related operations: inner1, innerfl1


innertr1(op q, p target, args args) → op r

operands: like Inv :


encoding: innertr1(op q, p target, off argv, count argc) , innertr1(op q, p target, off argv, count argc, lit argv)

Core In Slots Latencies
Tin F0 1
Copper F0 F1 1
Silver F0 F1 F2 1
Gold F0 F1 F2 F3 1
Decimal8 F0 F1 F2 1
Decimal16 F0 F1 F2 1

innertr1(op q, lbl target, args args) → op r

operands: like Inv :


encoding: innertr1(op q, off target, count argc) , innertr1(op q, off target, count argc, lit argv) , innertr1(op q, off target, count argc, lit argv, lit argv)

Core In Slots Latencies
Tin F0 1
Copper F0 F1 1
Silver F0 F1 F2 1
Gold F0 F1 F2 F3 1
Decimal8 F0 F1 F2 1
Decimal16 F0 F1 F2 1


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable