Difference between revisions of "Instruction Set/divdz"
From Mill Computing Wiki
| Line 1: | Line 1: | ||
{{DISPLAYTITLE:divdz}} | {{DISPLAYTITLE:divdz}} | ||
| − | <div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|realizing]] [[Encoding|exu stream]] [[Decode|exu block]] [[Phasing|compute phase]] operation [[Domains|in the decimal floating point value domain]] [[Condition Code|that produces condition codes]]<br /> | + | <div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|realizing]] [[Encoding|exu stream]] [[Decode|exu block]] [[Phasing|compute phase]] operation [[Domains|in the decimal floating point value domain]] [[Condition Code|that produces condition codes]] [[Rounding|and rounds toward zero]]<br /> |
'''native on:''' [[Assembly|none]]<br /> | '''native on:''' [[Assembly|none]]<br /> | ||
</div> | </div> | ||
Revision as of 18:53, 20 December 2014
realizing exu stream exu block compute phase operation in the decimal floating point value domain that produces condition codes and rounds toward zero
native on: none
Decimal floating point division in current rounding towards zero.
operands: like Addd [dd:d]
Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable
