Difference between revisions of "Instruction Set/negsw"
From Mill Computing Wiki
| Line 4: | Line 4: | ||
</div> | </div> | ||
| − | + | Integer arithmetic negation. Widening. | |
| + | 0 becomes. | ||
| + | |||
| + | |||
---- | ---- | ||
<code style="font-size:130%"><b style="color:#050">negsw</b>(<span style="color:#009">[[Domains#s|s]]</span> <span title="belt operand from ops window">x</span>) → [[Domains#s|s]] r<sub>0</sub></code> | <code style="font-size:130%"><b style="color:#050">negsw</b>(<span style="color:#009">[[Domains#s|s]]</span> <span title="belt operand from ops window">x</span>) → [[Domains#s|s]] r<sub>0</sub></code> | ||
Revision as of 00:07, 3 January 2015
realizing exu stream exu block compute phase operation in the signed integer value domain using widening overflow behavior that produces condition codes
native on: all
Integer arithmetic negation. Widening. 0 becomes.
operands: like Widen xx:2x
| Core | In Slots | Latencies |
|---|---|---|
| Tin | E0 | b:h=1 h:w=1 w:d=2 d:q=2 |
| Copper | E0 E1 | b:h=1 h:w=1 w:d=2 d:q=2 |
| Silver | E0 E1 E2 E3 | b:h=1 h:w=1 w:d=2 d:q=2 |
| Gold | E0 E1 E2 E3 E4 E5 E6 E7 | b:h=1 h:w=1 w:d=2 d:q=2 |
| Decimal8 | E0 E1 E2 E3 | b:h=1 h:w=1 w:d=2 d:q=2 |
| Decimal16 | E0 E1 E2 E3 | b:h=1 h:w=1 w:d=2 d:q=2 |
Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable
