Difference between revisions of "Instruction Set/negd"
From Mill Computing Wiki
| Line 4: | Line 4: | ||
</div> | </div> | ||
| − | + | Decimal float arithmetic negation. | |
| + | |||
---- | ---- | ||
<code style="font-size:130%"><b style="color:#050">negd</b>(<span style="color:#009">[[Domains#d|d]]</span> <span title="belt operand from ops window">x</span>) → [[Domains#d|d]] r<sub>0</sub></code> | <code style="font-size:130%"><b style="color:#050">negd</b>(<span style="color:#009">[[Domains#d|d]]</span> <span title="belt operand from ops window">x</span>) → [[Domains#d|d]] r<sub>0</sub></code> | ||
Revision as of 00:03, 3 January 2015
realizing exu stream exu block compute phase operation in the decimal floating point value domain that produces condition codes
Decimal float arithmetic negation.
operands: like Addd [dd:d]
| Core | In Slots | Latencies |
|---|---|---|
| Decimal8 | E0 E1 | d:d=4 dv:dv=4 q:q=5 qv:qv=5 |
| Decimal16 | E0 E1 | d:d=4 dv:dv=4 q:q=5 qv:qv=5 |
Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable
