Difference between revisions of "Instruction Set/countltr"

From Mill Computing Wiki
Jump to: navigation, search
Line 16:Line 16:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
−
| [[Cores/Tin/Encoding#244|Tin]] || E0 || 1
+
| [[Cores/Tin/Encoding#countltr|Tin]] || E0 || 1
 
|-
 
|-
−
| [[Cores/Copper/Encoding#244|Copper]] || E0 || 1
+
| [[Cores/Copper/Encoding#countltr|Copper]] || E0 || 1
 
|-
 
|-
−
| [[Cores/Silver/Encoding#244|Silver]] || E0 || 1
+
| [[Cores/Silver/Encoding#countltr|Silver]] || E0 || 1
 
|-
 
|-
−
| [[Cores/Gold/Encoding#244|Gold]] || E0 || 1
+
| [[Cores/Gold/Encoding#countltr|Gold]] || E0 || 1
 
|-
 
|-
−
| [[Cores/Decimal8/Encoding#244|Decimal8]] || E0 || 1
+
| [[Cores/Decimal8/Encoding#countltr|Decimal8]] || E0 || 1
 
|-
 
|-
−
| [[Cores/Decimal16/Encoding#244|Decimal16]] || E0 || 1
+
| [[Cores/Decimal16/Encoding#countltr|Decimal16]] || E0 || 1
 
|}
 
|}
 +
 +
 +
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]

Revision as of 02:37, 16 December 2014

realizing  exu stream  exu block  compute phase   operation   in the logical value domain  

native on: all

Count the one bits from the left.

related operations: countlfl, countrfl, countrtr

countltr(op x) → op r0

operands: like Identity [xx:x]


Core In Slots Latencies
Tin E0 1
Copper E0 1
Silver E0 1
Gold E0 1
Decimal8 E0 1
Decimal16 E0 1


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable

Retrieved from "http://millcomputing.com/w/index.php?title=Instruction_Set/countltr&oldid=1631"