Difference between revisions of "Instruction Set/rescue"

From Mill Computing Wiki
Jump to: navigation, search
Line 29:Line 29:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
| [[Cores/Tin/Encoding#728|Tin]] || F0 || 1
+
| [[Cores/Tin/Encoding#rescue|Tin]] || F0 || 1
 
|-
 
|-
| [[Cores/Copper/Encoding#728|Copper]] || F0 F1 || 1
+
| [[Cores/Copper/Encoding#rescue|Copper]] || F0 F1 || 1
 
|-
 
|-
| [[Cores/Silver/Encoding#728|Silver]] || F0 F1 F2 || 1
+
| [[Cores/Silver/Encoding#rescue|Silver]] || F0 F1 F2 || 1
 
|-
 
|-
| [[Cores/Gold/Encoding#728|Gold]] || F0 F1 F2 F3 || 1
+
| [[Cores/Gold/Encoding#rescue|Gold]] || F0 F1 F2 F3 || 1
 
|-
 
|-
| [[Cores/Decimal8/Encoding#728|Decimal8]] || F0 F1 F2 || 1
+
| [[Cores/Decimal8/Encoding#rescue|Decimal8]] || F0 F1 F2 || 1
 
|-
 
|-
| [[Cores/Decimal16/Encoding#728|Decimal16]] || F0 F1 F2 || 1
+
| [[Cores/Decimal16/Encoding#rescue|Decimal16]] || F0 F1 F2 || 1
 
|}
 
|}
  
Line 66:Line 66:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
| [[Cores/Tin/Encoding#1066|Tin]] || F0 || 1
+
| [[Cores/Tin/Encoding#rescue|Tin]] || F0 || 1
 
|-
 
|-
| [[Cores/Copper/Encoding#1066|Copper]] || F0 F1 || 1
+
| [[Cores/Copper/Encoding#rescue|Copper]] || F0 F1 || 1
 
|-
 
|-
| [[Cores/Silver/Encoding#1066|Silver]] || F0 F1 F2 || 1
+
| [[Cores/Silver/Encoding#rescue|Silver]] || F0 F1 F2 || 1
 
|-
 
|-
| [[Cores/Gold/Encoding#1066|Gold]] || F0 F1 F2 F3 || 1
+
| [[Cores/Gold/Encoding#rescue|Gold]] || F0 F1 F2 F3 || 1
 
|-
 
|-
| [[Cores/Decimal8/Encoding#1066|Decimal8]] || F0 F1 F2 || 1
+
| [[Cores/Decimal8/Encoding#rescue|Decimal8]] || F0 F1 F2 || 1
 
|-
 
|-
| [[Cores/Decimal16/Encoding#1066|Decimal16]] || F0 F1 F2 || 1
+
| [[Cores/Decimal16/Encoding#rescue|Decimal16]] || F0 F1 F2 || 1
 
|}
 
|}
 +
 +
 +
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]

Revision as of 02:36, 16 December 2014

realizing  flow stream  flow block  conform phase   operation  

native on: all

copy arguments to front of belt


rescue(off args) → ops r0 ...

operands: like Inv :


encoding: rescue(off ops, count c)
encoding: rescue(off ops, count c, lit ops)
encoding: rescue(off ops, count c, lit ops, lit ops)
encoding: rescue(off ops, count c, lit ops, lit ops, lit ops)

Core In Slots Latencies
Tin F0 1
Copper F0 F1 1
Silver F0 F1 F2 1
Gold F0 F1 F2 F3 1
Decimal8 F0 F1 F2 1
Decimal16 F0 F1 F2 1

rescue(ops args) → ops r0 ...

operands: like Inv :


encoding: rescue(off ops, count c)
encoding: rescue(off ops, count c, lit ops)
encoding: rescue(off ops, count c, lit ops, lit ops)
encoding: rescue(off ops, count c, lit ops, lit ops, lit ops)

Core In Slots Latencies
Tin F0 1
Copper F0 F1 1
Silver F0 F1 F2 1
Gold F0 F1 F2 F3 1
Decimal8 F0 F1 F2 1
Decimal16 F0 F1 F2 1


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable