Difference between revisions of "Instruction Set/s2fdfz"

From Mill Computing Wiki
Jump to: navigation, search
(Created page with "{{DISPLAYTITLE:s2fdfz}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing  exu stream Decode|exu block...")
 
 
(5 intermediate revisions by the same user not shown)
Line 1:Line 1:
 
{{DISPLAYTITLE:s2fdfz}}
 
{{DISPLAYTITLE:s2fdfz}}
−
<div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|realizing]]&nbsp;&nbsp;[[Encoding|exu stream]]&nbsp;&nbsp;[[Decode|exu block]]&nbsp;&nbsp;[[Phasing|compute phase]]&nbsp;&nbsp; operation&nbsp;&nbsp; [[Domains|in the decimal floating point value domain]]&nbsp;&nbsp; [[Condition Code|that produces condition codes]]<br />
+
<div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|speculable]]&nbsp;&nbsp;[[Encoding|exu stream]]&nbsp;&nbsp;[[Decode|exu block]]&nbsp;&nbsp;[[Phasing|compute phase]]&nbsp;&nbsp; operation&nbsp;&nbsp; [[Domains|in the decimal floating point value domain]]&nbsp;&nbsp; [[Condition Code|that produces condition codes]] [[Rounding|and rounds to nearest, ties away from zero]]<br />
−
'''native on:''' [[Cores/Decimal8|Decimal8]] [[Cores/Decimal16|Decimal16]] <br />
+
'''native on:''' [[Assembly|none]]<br />
 
</div>
 
</div>
  
−
convert signed integer to float
+
Signed integer to decimal float conversion. Rounding away from zero.
 +
 
 +
 
 +
 
 +
 
 
----
 
----
 
<code style="font-size:130%"><b style="color:#050">s2fdfz</b>(<span style="color:#009">[[Domains#d|d]]</span> <span title="belt operand from ops window">x</span>) &#8594; [[Domains#d|d]] r<sub>0</sub></code>
 
<code style="font-size:130%"><b style="color:#050">s2fdfz</b>(<span style="color:#009">[[Domains#d|d]]</span> <span title="belt operand from ops window">x</span>) &#8594; [[Domains#d|d]] r<sub>0</sub></code>
−
<div style="font-size:80%;line-height:90%;margin-bottom:2em">'''operands:''' [[Operands#likeAddd|like Addd [dd:d]]]
+
<div style="font-size:80%;line-height:90%;margin-bottom:2em">'''operands:''' [[Operands#likeAddf|like Addf [ff:f]]]
 
</div>
 
</div>
 
<br />
 
<br />
  
−
{| class="mw-collapsible mw-collapsed wikitable" data-expandtext="&#9656;" data-collapsetext="&#9662;"
+
 
−
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
+
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]
−
|-
+
−
| [[Cores/Decimal8/Encoding#756|Decimal8]] || E0 E1 || d:d=4 dv:dv=4 q:q=5 qv:qv=5
+
−
|-
+
−
| [[Cores/Decimal16/Encoding#756|Decimal16]] || E0 E1 || d:d=4 dv:dv=4 q:q=5 qv:qv=5
+
−
|}
+

Latest revision as of 14:14, 23 February 2021

speculable  exu stream  exu block  compute phase   operation   in the decimal floating point value domain   that produces condition codes and rounds to nearest, ties away from zero

native on: none

Signed integer to decimal float conversion. Rounding away from zero.



s2fdfz(d x) → d r0

operands: like Addf [ff:f]



Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable

Retrieved from "http://millcomputing.com/w/index.php?title=Instruction_Set/s2fdfz&oldid=5498"