Difference between revisions of "Instruction Set/call1"

From Mill Computing Wiki
Jump to: navigation, search
(Created page with "{{DISPLAYTITLE:call1}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing  flow stream Decode|flow bloc...")
 
 
(3 intermediate revisions by the same user not shown)
Line 4:Line 4:
 
</div>
 
</div>
  
−
function call
+
Call function with one return value.
 +
 
 +
An optimization for the common case of one return value functions. There are only gang encodings of this, for functions with more arguments than the one slot [[Instruction_Set/call|call]] operations can accomodate.
 +
 
 +
As with all ganged call operations, the target address is always in the last gang slot.
 +
 
 +
<b>related operations:</b>  [[Instruction_Set/calltr1|calltr1]], [[Instruction_Set/callfl1|callfl1]], [[Instruction_Set/retn|retn]]
 +
 
 
----
 
----
 
<code style="font-size:130%"><b style="color:#050">call1</b>(<span style="color:#009">[[Domains#p|p]]</span> <span title="call argument from calls window">target</span>, <span style="color:#009">[[Domains#args|args]]</span> <span title="zero or more call arguments from calls window">args</span>) &#8594; [[Domains|op]] r</code>
 
<code style="font-size:130%"><b style="color:#050">call1</b>(<span style="color:#009">[[Domains#p|p]]</span> <span title="call argument from calls window">target</span>, <span style="color:#009">[[Domains#args|args]]</span> <span title="zero or more call arguments from calls window">args</span>) &#8594; [[Domains|op]] r</code>
Line 25:Line 32:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
−
| [[Cores/Tin/Encoding#940|Tin]] || F0 || 1
+
| [[Cores/Tin/Encoding#call1|Tin]] || F0 || 1
 
|-
 
|-
−
| [[Cores/Copper/Encoding#940|Copper]] || F0 F1 || 1
+
| [[Cores/Copper/Encoding#call1|Copper]] || F0 || 1
 
|-
 
|-
−
| [[Cores/Silver/Encoding#940|Silver]] || F0 F1 F2 || 1
+
| [[Cores/Silver/Encoding#call1|Silver]] || F0 F1 F2 || 1
 
|-
 
|-
−
| [[Cores/Gold/Encoding#940|Gold]] || F0 F1 F2 F3 || 1
+
| [[Cores/Gold/Encoding#call1|Gold]] || F0 || 1
−
|-
+
−
| [[Cores/Decimal8/Encoding#940|Decimal8]] || F0 F1 F2 || 1
+
−
|-
+
−
| [[Cores/Decimal16/Encoding#940|Decimal16]] || F0 F1 F2 || 1
+
 
|}
 
|}
  
Line 60:Line 63:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
−
| [[Cores/Tin/Encoding#941|Tin]] || F0 || 1
+
| [[Cores/Tin/Encoding#call1|Tin]] || F0 || 1
 
|-
 
|-
−
| [[Cores/Copper/Encoding#941|Copper]] || F0 F1 || 1
+
| [[Cores/Copper/Encoding#call1|Copper]] || F0 || 1
 
|-
 
|-
−
| [[Cores/Silver/Encoding#941|Silver]] || F0 F1 F2 || 1
+
| [[Cores/Silver/Encoding#call1|Silver]] || F0 F1 F2 || 1
 
|-
 
|-
−
| [[Cores/Gold/Encoding#941|Gold]] || F0 F1 F2 F3 || 1
+
| [[Cores/Gold/Encoding#call1|Gold]] || F0 || 1
−
|-
+
−
| [[Cores/Decimal8/Encoding#941|Decimal8]] || F0 F1 F2 || 1
+
−
|-
+
−
| [[Cores/Decimal16/Encoding#941|Decimal16]] || F0 F1 F2 || 1
+
 
|}
 
|}
 +
 +
 +
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]

Latest revision as of 14:12, 23 February 2021

realizing  flow stream  flow block  call phase   operation  

native on: all

Call function with one return value.

An optimization for the common case of one return value functions. There are only gang encodings of this, for functions with more arguments than the one slot call operations can accomodate.

As with all ganged call operations, the target address is always in the last gang slot.

related operations: calltr1, callfl1, retn

call1(p target, args args) → op r

operands: like Inv :


encoding: call1(op q, off target, count argc) , call1(op q, off target, count argc, lit argv) , call1(op q, off target, count argc, lit argv, lit argv)

Core In Slots Latencies
Tin F0 1
Copper F0 1
Silver F0 F1 F2 1
Gold F0 1

call1(lbl target, args args) → op r

operands: like Inv :


encoding: call1(off target, count argc) , call1(off target, count argc, lit argv) , call1(off target, count argc, lit argv, lit argv) , call1(off target, count argc, lit argv, lit argv, lit argv)

Core In Slots Latencies
Tin F0 1
Copper F0 1
Silver F0 F1 F2 1
Gold F0 1


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable

Retrieved from "http://millcomputing.com/w/index.php?title=Instruction_Set/call1&oldid=5398"