Difference between revisions of "Instruction Set/innertr1"

From Mill Computing Wiki
Jump to: navigation, search
(Created page with "{{DISPLAYTITLE:innertr1}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing  flow stream Decode|flow b...")
 
 
(2 intermediate revisions by the same user not shown)
Line 4:Line 4:
 
</div>
 
</div>
  
−
enter a loop
+
Enter predicated loop with one result value on true.
 +
 
 +
Everything that applies to [[Instruction_Set/inner1|inner1]] applies also here. The difference is the predicate to make it a conditional inner. And there is one less possible argument in all the encodings.
 +
 
 +
<b>related operations:</b>  [[Instruction_Set/inner1|inner1]], [[Instruction_Set/innerfl1|innerfl1]]
 +
 
 
----
 
----
 
<code style="font-size:130%"><b style="color:#050">innertr1</b>(<span style="color:#009">[[Domains#op|op]]</span> <span title="call argument from calls window">q</span>, <span style="color:#009">[[Domains#p|p]]</span> <span title="call argument from calls window">target</span>, <span style="color:#009">[[Domains#args|args]]</span> <span title="zero or more call  
 
<code style="font-size:130%"><b style="color:#050">innertr1</b>(<span style="color:#009">[[Domains#op|op]]</span> <span title="call argument from calls window">q</span>, <span style="color:#009">[[Domains#p|p]]</span> <span title="call argument from calls window">target</span>, <span style="color:#009">[[Domains#args|args]]</span> <span title="zero or more call  
Line 21:Line 26:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
−
| [[Cores/Tin/Encoding#1015|Tin]] || F0 || 1
+
| [[Cores/Tin/Encoding#innertr1|Tin]] || F0 || 1
 
|-
 
|-
−
| [[Cores/Copper/Encoding#1015|Copper]] || F0 F1 || 1
+
| [[Cores/Copper/Encoding#innertr1|Copper]] || F0 F1 || 1
 
|-
 
|-
−
| [[Cores/Silver/Encoding#1015|Silver]] || F0 F1 F2 || 1
+
| [[Cores/Silver/Encoding#innertr1|Silver]] || F0 F1 F2 || 1
 
|-
 
|-
−
| [[Cores/Gold/Encoding#1015|Gold]] || F0 F1 F2 F3 || 1
+
| [[Cores/Gold/Encoding#innertr1|Gold]] || F0 F1 F2 F3 || 1
 
|-
 
|-
−
| [[Cores/Decimal8/Encoding#1015|Decimal8]] || F0 F1 F2 || 1
+
| [[Cores/Decimal8/Encoding#innertr1|Decimal8]] || F0 F1 F2 || 1
 
|-
 
|-
−
| [[Cores/Decimal16/Encoding#1015|Decimal16]] || F0 F1 F2 || 1
+
| [[Cores/Decimal16/Encoding#innertr1|Decimal16]] || F0 F1 F2 || 1
 
|}
 
|}
  
Line 55:Line 60:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
−
| [[Cores/Tin/Encoding#1016|Tin]] || F0 || 1
+
| [[Cores/Tin/Encoding#innertr1|Tin]] || F0 || 1
 
|-
 
|-
−
| [[Cores/Copper/Encoding#1016|Copper]] || F0 F1 || 1
+
| [[Cores/Copper/Encoding#innertr1|Copper]] || F0 F1 || 1
 
|-
 
|-
−
| [[Cores/Silver/Encoding#1016|Silver]] || F0 F1 F2 || 1
+
| [[Cores/Silver/Encoding#innertr1|Silver]] || F0 F1 F2 || 1
 
|-
 
|-
−
| [[Cores/Gold/Encoding#1016|Gold]] || F0 F1 F2 F3 || 1
+
| [[Cores/Gold/Encoding#innertr1|Gold]] || F0 F1 F2 F3 || 1
 
|-
 
|-
−
| [[Cores/Decimal8/Encoding#1016|Decimal8]] || F0 F1 F2 || 1
+
| [[Cores/Decimal8/Encoding#innertr1|Decimal8]] || F0 F1 F2 || 1
 
|-
 
|-
−
| [[Cores/Decimal16/Encoding#1016|Decimal16]] || F0 F1 F2 || 1
+
| [[Cores/Decimal16/Encoding#innertr1|Decimal16]] || F0 F1 F2 || 1
 
|}
 
|}
 +
 +
 +
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]

Latest revision as of 17:46, 4 February 2015

realizing  flow stream  flow block  call phase   operation  

native on: all

Enter predicated loop with one result value on true.

Everything that applies to inner1 applies also here. The difference is the predicate to make it a conditional inner. And there is one less possible argument in all the encodings.

related operations: inner1, innerfl1

innertr1(op q, p target, args args) → op r

operands: like Inv :


encoding: innertr1(op q, p target, off argv, count argc) , innertr1(op q, p target, off argv, count argc, lit argv)

Core In Slots Latencies
Tin F0 1
Copper F0 F1 1
Silver F0 F1 F2 1
Gold F0 F1 F2 F3 1
Decimal8 F0 F1 F2 1
Decimal16 F0 F1 F2 1

innertr1(op q, lbl target, args args) → op r

operands: like Inv :


encoding: innertr1(op q, off target, count argc) , innertr1(op q, off target, count argc, lit argv) , innertr1(op q, off target, count argc, lit argv, lit argv)

Core In Slots Latencies
Tin F0 1
Copper F0 F1 1
Silver F0 F1 F2 1
Gold F0 F1 F2 F3 1
Decimal8 F0 F1 F2 1
Decimal16 F0 F1 F2 1


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable

Retrieved from "http://millcomputing.com/w/index.php?title=Instruction_Set/innertr1&oldid=3559"