Difference between revisions of "Instruction Set/sub"
From Mill Computing Wiki
(Created page with "{{DISPLAYTITLE:sub}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing exu stream exu block&...") | |||
(3 intermediate revisions by the same user not shown) | |||
Line 1: | Line 1: | ||
{{DISPLAYTITLE:sub}} | {{DISPLAYTITLE:sub}} | ||
− | <div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation| | + | <div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|speculable]] [[Encoding|exu stream]] [[Decode|exu block]] [[Phasing|compute phase]] operation [[Domains|in the logical value domain]] [[Condition Code|that produces condition codes]]<br /> |
− | '''aliases:''' subs subu | + | '''aliases:''' subs subu subs2 subu2 <br /> |
'''native on:''' [[Cores|all]]<br /> | '''native on:''' [[Cores|all]]<br /> | ||
</div> | </div> | ||
Line 17: | Line 17: | ||
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]] | ! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]] | ||
|- | |- | ||
− | | [[Cores/Tin/Encoding# | + | | [[Cores/Tin/Encoding#sub|Tin]] || E0 || |
|- | |- | ||
− | | [[Cores/Copper/Encoding# | + | | [[Cores/Copper/Encoding#sub|Copper]] || E0 || |
|- | |- | ||
− | | [[Cores/Silver/Encoding# | + | | [[Cores/Silver/Encoding#sub|Silver]] || E0 E1 E2 E3 || |
|- | |- | ||
− | | [[Cores/Gold/Encoding# | + | | [[Cores/Gold/Encoding#sub|Gold]] || E0 || |
− | + | ||
− | + | ||
− | + | ||
− | + | ||
|} | |} | ||
Line 39: | Line 35: | ||
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]] | ! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]] | ||
|- | |- | ||
− | | [[Cores/Tin/Encoding# | + | | [[Cores/Tin/Encoding#sub|Tin]] || E0 || |
|- | |- | ||
− | | [[Cores/Copper/Encoding# | + | | [[Cores/Copper/Encoding#sub|Copper]] || E0 || |
|- | |- | ||
− | | [[Cores/Silver/Encoding# | + | | [[Cores/Silver/Encoding#sub|Silver]] || E0 E1 E2 E3 || |
|- | |- | ||
− | | [[Cores/Gold/Encoding# | + | | [[Cores/Gold/Encoding#sub|Gold]] || E0 || |
− | + | ||
− | + | ||
− | + | ||
− | + | ||
|} | |} | ||
+ | |||
+ | |||
+ | [[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable] |
Latest revision as of 14:03, 23 February 2021
speculable exu stream exu block compute phase operation in the logical value domain that produces condition codes
aliases: subs subu subs2 subu2
native on: all
Normal unsigned substraction. Normal wraparound subtraction.
operands: like Identity [xx:x]
Core | In Slots | Latencies |
---|---|---|
Tin | E0 | |
Copper | E0 | |
Silver | E0 E1 E2 E3 | |
Gold | E0 |
operands: like Identity [xx:x]
Core | In Slots | Latencies |
---|---|---|
Tin | E0 | |
Copper | E0 | |
Silver | E0 E1 E2 E3 | |
Gold | E0 |
Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable