Difference between revisions of "Instruction Set/innertrn"

From Mill Computing Wiki
Jump to: navigation, search
(Created page with "{{DISPLAYTITLE:innertrn}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing  flow stream Decode|flow b...")
 
 
(3 intermediate revisions by the same user not shown)
Line 1:Line 1:
 
{{DISPLAYTITLE:innertrn}}
 
{{DISPLAYTITLE:innertrn}}
 
<div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|realizing]]&nbsp;&nbsp;[[Encoding|flow stream]]&nbsp;&nbsp;[[Decode|flow block]]&nbsp;&nbsp;[[Phasing|call phase]]&nbsp;&nbsp; operation&nbsp;&nbsp;<br />
 
<div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|realizing]]&nbsp;&nbsp;[[Encoding|flow stream]]&nbsp;&nbsp;[[Decode|flow block]]&nbsp;&nbsp;[[Phasing|call phase]]&nbsp;&nbsp; operation&nbsp;&nbsp;<br />
−
'''aliases:''' innertrn <br />
 
 
'''native on:''' [[Cores|all]]<br />
 
'''native on:''' [[Cores|all]]<br />
 
</div>
 
</div>
  
−
enter a loop
+
Enter predicated loop with multiple result values on true.
 +
 
 +
Everything that applies to [[Instruction_Set/innern|innern]] applies also here. The difference is the predicate to make it a conditional inner. And there is one less possible argument in all the encodings.
 +
 
 +
<b>related operations:</b>  [[Instruction_Set/innern|innern]], [[Instruction_Set/innerfln|innerfln]]
 +
 
 
----
 
----
 
<code style="font-size:130%"><b style="color:#050">innertrn</b>(<span style="color:#009">[[Domains#op|op]]</span> <span title="call argument from calls window">q</span>, <i><span style="color:#009">[[Immediates#lit|lit]]</span> <span title="morsel-sized manifest constant">n</span></i>, <span style="color:#009">[[Domains#p|p]]</span> <span title="call argument from  
 
<code style="font-size:130%"><b style="color:#050">innertrn</b>(<span style="color:#009">[[Domains#op|op]]</span> <span title="call argument from calls window">q</span>, <i><span style="color:#009">[[Immediates#lit|lit]]</span> <span title="morsel-sized manifest constant">n</span></i>, <span style="color:#009">[[Domains#p|p]]</span> <span title="call argument from  
Line 20:Line 24:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
−
| [[Cores/Tin/Encoding#1017|Tin]] || F0 || 1
+
| [[Cores/Tin/Encoding#innertrn|Tin]] || F0 || 1
 
|-
 
|-
−
| [[Cores/Copper/Encoding#1017|Copper]] || F0 F1 || 1
+
| [[Cores/Copper/Encoding#innertrn|Copper]] || F0 F1 || 1
 
|-
 
|-
−
| [[Cores/Silver/Encoding#1017|Silver]] || F0 F1 F2 || 1
+
| [[Cores/Silver/Encoding#innertrn|Silver]] || F0 F1 F2 || 1
 
|-
 
|-
−
| [[Cores/Gold/Encoding#1017|Gold]] || F0 F1 F2 F3 || 1
+
| [[Cores/Gold/Encoding#innertrn|Gold]] || F0 F1 F2 F3 || 1
 
|-
 
|-
−
| [[Cores/Decimal8/Encoding#1017|Decimal8]] || F0 F1 F2 || 1
+
| [[Cores/Decimal8/Encoding#innertrn|Decimal8]] || F0 F1 F2 || 1
 
|-
 
|-
−
| [[Cores/Decimal16/Encoding#1017|Decimal16]] || F0 F1 F2 || 1
+
| [[Cores/Decimal16/Encoding#innertrn|Decimal16]] || F0 F1 F2 || 1
 
|}
 
|}
  
Line 49:Line 53:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
−
| [[Cores/Tin/Encoding#1018|Tin]] || F0 || 1
+
| [[Cores/Tin/Encoding#innertrn|Tin]] || F0 || 1
 
|-
 
|-
−
| [[Cores/Copper/Encoding#1018|Copper]] || F0 F1 || 1
+
| [[Cores/Copper/Encoding#innertrn|Copper]] || F0 F1 || 1
 
|-
 
|-
−
| [[Cores/Silver/Encoding#1018|Silver]] || F0 F1 F2 || 1
+
| [[Cores/Silver/Encoding#innertrn|Silver]] || F0 F1 F2 || 1
 
|-
 
|-
−
| [[Cores/Gold/Encoding#1018|Gold]] || F0 F1 F2 F3 || 1
+
| [[Cores/Gold/Encoding#innertrn|Gold]] || F0 F1 F2 F3 || 1
 
|-
 
|-
−
| [[Cores/Decimal8/Encoding#1018|Decimal8]] || F0 F1 F2 || 1
+
| [[Cores/Decimal8/Encoding#innertrn|Decimal8]] || F0 F1 F2 || 1
 
|-
 
|-
−
| [[Cores/Decimal16/Encoding#1018|Decimal16]] || F0 F1 F2 || 1
+
| [[Cores/Decimal16/Encoding#innertrn|Decimal16]] || F0 F1 F2 || 1
 
|}
 
|}
 +
 +
 +
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]

Latest revision as of 17:45, 4 February 2015

realizing  flow stream  flow block  call phase   operation  

native on: all

Enter predicated loop with multiple result values on true.

Everything that applies to innern applies also here. The difference is the predicate to make it a conditional inner. And there is one less possible argument in all the encodings.

related operations: innern, innerfln

innertrn(op q, lit n, p target, args args) → ops r0 ...rn

operands: like Inv :


encoding: innertrn(op q, lit n, p target, off argc, count args)

Core In Slots Latencies
Tin F0 1
Copper F0 F1 1
Silver F0 F1 F2 1
Gold F0 F1 F2 F3 1
Decimal8 F0 F1 F2 1
Decimal16 F0 F1 F2 1

innertrn(op q, lit n, lbl target, args args) → ops r0 ...rn

operands: like Inv :


encoding: innertrn(op q, lit n, off target, count argc) , innertrn(op q, lit n, off target, count argc, lit argv)

Core In Slots Latencies
Tin F0 1
Copper F0 F1 1
Silver F0 F1 F2 1
Gold F0 F1 F2 F3 1
Decimal8 F0 F1 F2 1
Decimal16 F0 F1 F2 1


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable

Retrieved from "http://millcomputing.com/w/index.php?title=Instruction_Set/innertrn&oldid=3555"