Difference between revisions of "Instruction Set/alternate"
From Mill Computing Wiki
(Created page with "{{DISPLAYTITLE:alternate}} <div style="font-size:80%;line-height:90%;margin-bottom:2em">realizing exu stream Decode|exu bl...") | |||
| (3 intermediate revisions by the same user not shown) | |||
| Line 1: | Line 1: | ||
{{DISPLAYTITLE:alternate}} | {{DISPLAYTITLE:alternate}} | ||
| − | <div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation| | + | <div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|speculable]] [[Encoding|exu stream]] [[Decode|exu block]] [[Phasing|compute phase]] operation [[Domains|in the logical value domain]] <br /> |
'''native on:''' [[Cores|all]]<br /> | '''native on:''' [[Cores|all]]<br /> | ||
</div> | </div> | ||
| − | + | Interlace two Vectors. | |
| + | i.e. take two vectors [a b c d] and [1 2 3 4] and produce two vectors [a 1 b 2] and [c 3 d 4]. | ||
| + | The actual number of vector elements is dependent on the scalar domain width and the vector operand width of the specific core. | ||
| + | |||
| + | <b>related operations:</b> [[Instruction_Set/shuffle|shuffle]], [[Instruction_Set/vec|vec]], [[Instruction_Set/inject|inject]], [[Instruction_Set/extract|extract]] | ||
| + | |||
---- | ---- | ||
<code style="font-size:130%"><b style="color:#050">alternate</b>(<span style="color:#009">[[Domains#op|op]]</span> <span title="belt operand from ops window">v1</span>, <span style="color:#009">[[Domains#op|op]]</span> <span title="belt operand from ops window">v2</span>) → [[Domains#op|op]] r<sub>0</sub>, [[Domains#op|op]] r<sub>1</sub></code> | <code style="font-size:130%"><b style="color:#050">alternate</b>(<span style="color:#009">[[Domains#op|op]]</span> <span title="belt operand from ops window">v1</span>, <span style="color:#009">[[Domains#op|op]]</span> <span title="belt operand from ops window">v2</span>) → [[Domains#op|op]] r<sub>0</sub>, [[Domains#op|op]] r<sub>1</sub></code> | ||
| Line 14: | Line 19: | ||
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]] | ! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]] | ||
|- | |- | ||
| − | | [[Cores/Tin/Encoding# | + | | [[Cores/Tin/Encoding#alternate|Tin]] || E0 || |
|- | |- | ||
| − | | [[Cores/Copper/Encoding# | + | | [[Cores/Copper/Encoding#alternate|Copper]] || E0 || |
|- | |- | ||
| − | | [[Cores/Silver/Encoding# | + | | [[Cores/Silver/Encoding#alternate|Silver]] || E0 E1 E2 E3 || |
|- | |- | ||
| − | | [[Cores/Gold/Encoding# | + | | [[Cores/Gold/Encoding#alternate|Gold]] || E0 || |
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
|} | |} | ||
| + | |||
| + | |||
| + | [[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable] | ||
Latest revision as of 13:57, 23 February 2021
Interlace two Vectors. i.e. take two vectors [a b c d] and [1 2 3 4] and produce two vectors [a 1 b 2] and [c 3 d 4]. The actual number of vector elements is dependent on the scalar domain width and the vector operand width of the specific core.
related operations: shuffle, vec, inject, extract
alternate(op v1, op v2) → op r0, op r1
operands: like Alternate XX:XX
| Core | In Slots | Latencies |
|---|---|---|
| Tin | E0 | |
| Copper | E0 | |
| Silver | E0 E1 E2 E3 | |
| Gold | E0 |
Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable
