Difference between revisions of "Instruction Set/rd"

From Mill Computing Wiki
Jump to: navigation, search
 
Line 14:Line 14:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
−
| [[Cores/Tin/Encoding#rd|Tin]] || R0 R1 || 0
+
| [[Cores/Tin/Encoding#rd|Tin]] || R0 R1 || 1
 
|-
 
|-
−
| [[Cores/Copper/Encoding#rd|Copper]] || R0 R1 || 0
+
| [[Cores/Copper/Encoding#rd|Copper]] || R0 R1 || 1
 
|-
 
|-
−
| [[Cores/Silver/Encoding#rd|Silver]] || R0 R1 R2 R3 R4 R5 || 0
+
| [[Cores/Silver/Encoding#rd|Silver]] || R0 R1 R2 R3 || 1
 
|-
 
|-
−
| [[Cores/Gold/Encoding#rd|Gold]] || R0 R1 R2 R3 R4 R5 R6 R7 || 0
+
| [[Cores/Gold/Encoding#rd|Gold]] || R0 R1 || 1
−
|-
+
−
| [[Cores/Decimal8/Encoding#rd|Decimal8]] || R0 R1 R2 R3 R4 R5 || 0
+
−
|-
+
−
| [[Cores/Decimal16/Encoding#rd|Decimal16]] || R0 R1 R2 R3 R4 R5 || 0
+
−
|}
+
−
 
+
−
----
+
−
<code style="font-size:130%"><b style="color:#050">rd</b>(<span style="color:#009">[[Sources#scratch|scratch]]</span> <span title="scratchpad byte number">src</span>)</code>
+
−
<div style="font-size:80%;line-height:90%;margin-bottom:2em">'''operands:''' [[Operands#likeNoArgs|like NoArgs :[x]]]
+
−
</div>
+
−
<br />
+
−
 
+
−
{| class="mw-collapsible mw-collapsed wikitable" data-expandtext="&#9656;" data-collapsetext="&#9662;"
+
−
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
+
−
|-
+
−
| [[Cores/Tin/Encoding#rd|Tin]] || R0 R1 || 0
+
−
|-
+
−
| [[Cores/Copper/Encoding#rd|Copper]] || R0 R1 || 0
+
−
|-
+
−
| [[Cores/Silver/Encoding#rd|Silver]] || R0 R1 R2 R3 R4 R5 || 0
+
−
|-
+
−
| [[Cores/Gold/Encoding#rd|Gold]] || R0 R1 R2 R3 R4 R5 R6 R7 || 0
+
−
|-
+
−
| [[Cores/Decimal8/Encoding#rd|Decimal8]] || R0 R1 R2 R3 R4 R5 || 0
+
−
|-
+
−
| [[Cores/Decimal16/Encoding#rd|Decimal16]] || R0 R1 R2 R3 R4 R5 || 0
+
 
|}
 
|}
  
Line 58:Line 32:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
−
| [[Cores/Tin/Encoding#rd|Tin]] || R0 R1 || 0
+
| [[Cores/Tin/Encoding#rd|Tin]] || R0 R1 || 1
 
|-
 
|-
−
| [[Cores/Copper/Encoding#rd|Copper]] || R0 R1 || 0
+
| [[Cores/Copper/Encoding#rd|Copper]] || R0 R1 || 1
 
|-
 
|-
−
| [[Cores/Silver/Encoding#rd|Silver]] || R0 R1 R2 R3 R4 R5 || 0
+
| [[Cores/Silver/Encoding#rd|Silver]] || R0 R1 R2 R3 || 1
 
|-
 
|-
−
| [[Cores/Gold/Encoding#rd|Gold]] || R0 R1 R2 R3 R4 R5 R6 R7 || 0
+
| [[Cores/Gold/Encoding#rd|Gold]] || R0 R1 || 1
−
|-
+
−
| [[Cores/Decimal8/Encoding#rd|Decimal8]] || R0 R1 R2 R3 R4 R5 || 0
+
−
|-
+
−
| [[Cores/Decimal16/Encoding#rd|Decimal16]] || R0 R1 R2 R3 R4 R5 || 0
+
 
|}
 
|}
  
Line 80:Line 50:
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]]
 
|-
 
|-
−
| [[Cores/Tin/Encoding#rd|Tin]] || R0 R1 || 0
+
| [[Cores/Tin/Encoding#rd|Tin]] || R0 R1 || 1
−
|-
+
−
| [[Cores/Copper/Encoding#rd|Copper]] || R0 R1 || 0
+
−
|-
+
−
| [[Cores/Silver/Encoding#rd|Silver]] || R0 R1 R2 R3 R4 R5 || 0
+
 
|-
 
|-
−
| [[Cores/Gold/Encoding#rd|Gold]] || R0 R1 R2 R3 R4 R5 R6 R7 || 0
+
| [[Cores/Copper/Encoding#rd|Copper]] || R0 R1 || 1
 
|-
 
|-
−
| [[Cores/Decimal8/Encoding#rd|Decimal8]] || R0 R1 R2 R3 R4 R5 || 0
+
| [[Cores/Silver/Encoding#rd|Silver]] || R0 R1 R2 R3 || 1
 
|-
 
|-
−
| [[Cores/Decimal16/Encoding#rd|Decimal16]] || R0 R1 R2 R3 R4 R5 || 0
+
| [[Cores/Gold/Encoding#rd|Gold]] || R0 R1 || 1
 
|}
 
|}
  
  
 
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]
 
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable]

Latest revision as of 14:09, 23 February 2021

speculable  exu stream  reader block  reader phase   operation   in the logical value domain  

native on: all

hardware reader

rd(const src)

operands: like NoArgs :[x]


Core In Slots Latencies
Tin R0 R1 1
Copper R0 R1 1
Silver R0 R1 R2 R3 1
Gold R0 R1 1

rd(reg src)

operands: like NoArgs :[x]


Core In Slots Latencies
Tin R0 R1 1
Copper R0 R1 1
Silver R0 R1 R2 R3 1
Gold R0 R1 1

rd(stream src)

operands: like NoArgs :[x]


Core In Slots Latencies
Tin R0 R1 1
Copper R0 R1 1
Silver R0 R1 R2 R3 1
Gold R0 R1 1


Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable

Retrieved from "http://millcomputing.com/w/index.php?title=Instruction_Set/rd&oldid=5177"