Difference between revisions of "Instruction Set/u2ss"
From Mill Computing Wiki
| (One intermediate revision by the same user not shown) | |||
| Line 1: | Line 1: | ||
{{DISPLAYTITLE:u2ss}} | {{DISPLAYTITLE:u2ss}} | ||
| − | <div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation| | + | <div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|speculable]] [[Encoding|exu stream]] [[Decode|exu block]] [[Phasing|compute phase]] operation [[Domains|in the logical value domain]] [[Overflow|using saturating overflow behavior]] <br /> |
| − | '''aliases:''' | + | '''aliases:''' u2ss2 <br /> |
'''native on:''' [[Cores|all]]<br /> | '''native on:''' [[Cores|all]]<br /> | ||
</div> | </div> | ||
| Line 13: | Line 13: | ||
<br /> | <br /> | ||
| + | '''encoding:''' | ||
| + | <code style="font-size:100%"><b style="color:#050">u2ss</b>(<span style="color:#009">[[Domains#op|op]]</span> <span title="belt operand from ops window">x</span>)</code> | ||
| + | <br /> | ||
{| class="mw-collapsible mw-collapsed wikitable" data-expandtext="▸" data-collapsetext="▾" | {| class="mw-collapsible mw-collapsed wikitable" data-expandtext="▸" data-collapsetext="▾" | ||
! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]] | ! [[Cores|Core]] || [[Slot|In Slots]]|| [[Latency|Latencies]] | ||
| Line 18: | Line 21: | ||
| [[Cores/Tin/Encoding#u2ss|Tin]] || E0 || 1 | | [[Cores/Tin/Encoding#u2ss|Tin]] || E0 || 1 | ||
|- | |- | ||
| − | | [[Cores/Copper/Encoding#u2ss|Copper]] || E0 | + | | [[Cores/Copper/Encoding#u2ss|Copper]] || E0 || 1 |
|- | |- | ||
| [[Cores/Silver/Encoding#u2ss|Silver]] || E0 E1 E2 E3 || 1 | | [[Cores/Silver/Encoding#u2ss|Silver]] || E0 E1 E2 E3 || 1 | ||
|- | |- | ||
| − | | [[Cores/Gold/Encoding#u2ss|Gold]] || E0 | + | | [[Cores/Gold/Encoding#u2ss|Gold]] || E0 || 1 |
| − | + | ||
| − | + | ||
| − | + | ||
| − | + | ||
|} | |} | ||
[[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable] | [[Instruction_Set|Instruction Set, alphabetical]], [[Instruction Set by Category]], [http://millcomputing.com/instructions.html?collapse=7#ops Instruction Set, sortable, filterable] | ||
Latest revision as of 13:59, 23 February 2021
speculable exu stream exu block compute phase operation in the logical value domain using saturating overflow behavior
aliases: u2ss2
native on: all
Unsigned integer to signed integer. Saturating.
operands: like Identity [xx:x]
encoding:
u2ss(op x)
| Core | In Slots | Latencies |
|---|---|---|
| Tin | E0 | 1 |
| Copper | E0 | 1 |
| Silver | E0 E1 E2 E3 | 1 |
| Gold | E0 | 1 |
Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable
