Difference between revisions of "Instruction Set/subuwv"
From Mill Computing Wiki
Line 1: | Line 1: | ||
{{DISPLAYTITLE:subuwv}} | {{DISPLAYTITLE:subuwv}} | ||
− | <div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation| | + | <div style="font-size:80%;line-height:90%;margin-bottom:2em">[[Speculation|speculable]] [[Encoding|exu stream]] [[Decode|exu block]] [[Phasing|compute phase]] operation [[Domains|in the unsigned integer value domain]] [[Overflow|using widening overflow behavior]] [[Condition Code|that produces condition codes]]<br /> |
'''native on:''' [[Cores|all]]<br /> | '''native on:''' [[Cores|all]]<br /> | ||
</div> | </div> |
Latest revision as of 09:25, 9 February 2015
speculable exu stream exu block compute phase operation in the unsigned integer value domain using widening overflow behavior that produces condition codes
native on: all
Widening unsigned integer vector subtraction. If any of the result values in the vector overflows, the vector is widened as with widenuv.
operands: like Widenv XX:2X2X
Core | In Slots | Latencies |
---|---|---|
Tin | E0 | 2 2 |
Copper | E0 E1 | 2 2 |
Silver | E0 E1 E2 E3 | 2 2 |
Gold | E0 E1 E2 E3 E4 E5 E6 E7 | 2 2 |
Decimal8 | E0 E1 E2 E3 | 2 2 |
Decimal16 | E0 E1 E2 E3 | 2 2 |
subuwv(u x, imm y) → u r0, u r1
operands: like Widenv XX:2X2X
Core | In Slots | Latencies |
---|---|---|
Tin | E0 | 2 2 |
Copper | E0 E1 | 2 2 |
Silver | E0 E1 E2 E3 | 2 2 |
Gold | E0 E1 E2 E3 E4 E5 E6 E7 | 2 2 |
Decimal8 | E0 E1 E2 E3 | 2 2 |
Decimal16 | E0 E1 E2 E3 | 2 2 |
Instruction Set, alphabetical, Instruction Set by Category, Instruction Set, sortable, filterable